

## Verification of PI3HDX412BD IBIS model

Prepare by Li Jun Data: 01/23/2014

#### 1. Introduction:

To verify the correlation between the ibis model and hspice model, we need to do some simulations:


- a) For pin SEL\_OUT (model OUTPUT1):
  - i. Add 150ohm resistor to ground, input frequency = 100meg;
  - ii. Add 150ohm resistor to VDD, input frequency = 100meg;
- b) For pin EQ1\_SDA\_CTL (model IOopendrain):
  - i. Add 500ohm resistor to VDD, input frequency = 200KHz;
  - ii. Add 500ohm resistor to VDD, input frequency = 200megHz;
- c) For pin D2P2 D2N2, etc (model OUTPUT\_HS):
  - i. Add 50ohm resistor to VDD, for open drain 0dB condition, input pulse 500megHz;
  - ii. Add 50ohm resistor to VDD, for source termination 0dB, input pulse 500megHz;
  - iii. Add 50ohm resistor to VDD, for open drain 0dB condition, input PRBS7 3.3Gbps;
  - iv. Add 50ohm resistor to VDD, for source termination 0dB, input PRBS7 3.3Gbps;

#### 2. Conclusion:

The simulated results show that the generated IBIS model can match well with the HSPICE model at different load conditions.




# 3. SEL\_OUT (model OUTPUT1) simulation:





# 4. EQ1\_SDA\_CTL (model IOopendrain) simulation:





## 5. D2P2, D2N2,etc (model OUTPUT\_HS) simulation:

