

# PI7C9X2G304SL PCI EXPRESS GEN 2 PACKET SWITCH 3-Port, 4-Lane, SlimPacket PCIe 2.0 Packet Switch

DATASHEET REVISION 4 August 2022



A Product Line of Diodes Incorporated



1545 Barber Lane Milpitas, CA 95035 Telephone: 408-232-9100 FAX: 408-434-1040 Internet: <u>http://www.diodes.com</u>





#### IMPORTANT NOTICE

1. DIODES INCORPORATED (Diodes) AND ITS SUBSIDIARIES MAKE NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARDS TO ANY INFORMATION CONTAINED IN THIS DOCUMENT, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION).

2. The Information contained herein is for informational purpose only and is provided only to illustrate the operation of Diodes' products described herein and application examples. Diodes does not assume any liability arising out of the application or use of this document or any product described herein. This document is intended for skilled and technically trained engineering customers and users who design with Diodes' products. Diodes' products may be used to facilitate safety-related applications; however, in all instances customers and users are responsible for (a) selecting the appropriate Diodes products for their applications, (b) evaluating the suitability of Diodes' products for their intended applications, (c) ensuring their applications, which incorporate Diodes' products, comply the applicable legal and regulatory requirements as well as safety and functional-safety related standards, and (d) ensuring they design with appropriate safeguards (including testing, validation, quality control techniques, redundancy, malfunction prevention, and appropriate treatment for aging degradation) to minimize the risks associated with their applications.

3. Diodes assumes no liability for any application-related information, support, assistance or feedback that may be provided by Diodes from time to time. Any customer or user of this document or products described herein will assume all risks and liabilities associated with such use, and will hold Diodes and all companies whose products are represented herein or on Diodes' websites, harmless against all damages and liabilities.

4. Products described herein may be covered by one or more United States, international or foreign patents and pending patent applications. Product names and markings noted herein may also be covered by one or more United States, international or foreign trademarks and trademark applications. Diodes does not convey any license under any of its intellectual property rights or the rights of any third parties (including third parties whose products and services may be described in this document or on Diodes' website) under this document.

5 Diodes' products are provided subject to Diodes' Standard Terms and Conditions of Sale (https://www.diodes.com/about/company/terms-and-conditions/terms-and-conditions-of-sales/) or other applicable terms. This document does not alter or expand the applicable warranties provided by Diodes. Diodes does not warrant or accept any liability whatsoever in respect of any products purchased through unauthorized sales channel.

6. Diodes' products and technology may not be used for or incorporated into any products or systems whose manufacture, use or sale is prohibited under any applicable laws and regulations. Should customers or users use Diodes' products in contravention of any applicable laws or regulations, or for any unintended or unauthorized application, customers and users will (a) be solely responsible for any damages, losses or penalties arising in connection therewith or as a result thereof, and (b) indemnify and hold Diodes and its representatives and agents harmless against any and all claims, damages, expenses, and attorney fees arising out of, directly or indirectly, any claim relating to any noncompliance with the applicable laws and regulations, as well as any unintended or unauthorized application.

7. While efforts have been made to ensure the information contained in this document is accurate, complete and current, it may contain technical inaccuracies, omissions and typographical errors. Diodes does not warrant that information contained in this document is error-free and Diodes is under no obligation to update or otherwise correct this information. Notwithstanding the foregoing, Diodes reserves the right to make modifications, enhancements, improvements, corrections or other changes without further notice to this document and any product described herein. This document is written in English but may be translated into multiple languages for reference. Only the English version of this document is the final and determinative format released by Diodes.

8. Any unauthorized copying, modification, distribution, transmission, display or other use of this document (or any portion hereof) is prohibited. Diodes assumes no responsibility for any losses incurred by the customers or users or any third parties arising from any such unauthorized use.

9. This Notice may be periodically updated with the most recent version available at https://www.diodes.com/about/company/terms-and-conditions/important-notice

DIODES is a trademark of Diodes Incorporated in the United States and other countries. The Diodes logo is a registered trademark of Diodes Incorporated in the United States and other countries. © 2022 Diodes Incorporated. All Rights Reserved.

www.diodes.com





# **REVISION HISTORY**

Date         Revision Number         Description           0609/2010         0.1         Preliminary DataSabet           021/2010         0.2         Added Section 7 EEPROM Interface And System Management Bus           07/12/2011         0.3         Added Section 7 Eepsiter Description           07/12/2011         0.3         Maximum Ratings, Section 13 Ordering Information)           11/23/2011         0.4         Updated Section 7 Inspirated reference clock)           11/23/2011         0.4         Updated Section 7 Inspirated reference clock)           07/25/2012         1.0         Updated Section 7 Inspirate NetFOLKON 120/2014, and IRFP           07/25/2012         1.0         Updated Section 7 Proteors (OWR SAV, TCK, and TRST_L)           07/25/2012         1.0         Updated Section 7 Register Description (WR SAV, TCK, and TRST_L)           01/02/2013         1.1         Updated Section 7 Register Description (WR SAV, TCK, and TRST_L)           01/02/2013         1.1         Updated Section 1 (512-byte maximum payload size support, No-blocking capability)           01/02/2013         1.1         Updated Section 3.1 Priviscal Lyzer Circuit           01/02/2014         1.2         Updated Section 7.2 Priviscal Payler Circuit           01/02/2014         1.2         Updated Section 7.2 To Evice Capabilitisk Register (Max_Payload_Size Supported)	10/21/2010         07/12/2011         11/23/2011         07/25/2012	0.2 0.3 0.4 1.0	Preliminary DatasheetAdded Section 6 EEPROM Interface And System Management Bus Added Section 7 Register DescriptionAdded Industrial Temperature Support (Section 1 Features, Section 11.1 Absolute Maximum Ratings, Section 13 Ordering Information)Updated Section 1 Features (integrated reference clock) Updated Section 3.1 PCI Express Interface Signals (Added REFCLKI_P, REFCLKI_N, REFCLKO_P[2:0], REFCLKO_N[2:0], and IREF)Updated Section 1 Features (OBFF and LTR support) Updated Section 3 Pin Description (RXPOLINV_DIS, PRSNT[3:1], TEST4, TEST5, and CVDDR)Updated Section 6 EEPROM Interface And System Management Bus Updated Section 7 Register DescriptionUpdated Section 1.4 AC Switching Characteristics of Clock Buffer Updated Table 8-1 Clock Requirement Updated Table 4.1 Pin List of 129-Pin LQFPUpdated Section 1 (512-byte maximum payload size support, No-blocking capability)
1021/2010         0.2         Added Section 7 Register Description           07/12/2011         0.3         Added Industrial Temperature Support (Section 1 Features, Section 11.1 Absolute Maximum Ratings, Section 1 3 Ordering Information)           11/23/2011         0.4         Updated Section 3.1 PC1 Express Interface Signals (Added REFCLK1 P, REFCLK1 N, REFCLKO P[2:0], REFCLKO N[2:0], and IREF)           07/25/2012         1.0         Updated Section 3.1 PC1 Express Interface Signals (Added REFCLK1 P, REFCLK1 N, REFCLKO P[2:0], REFCLKO N[2:0], and IREF)           07/25/2012         1.0         Updated Section 7 Register Description           07/25/2012         1.0         CVD0R)           01/02/2013         1.1         Updated Section 7 Pion Secription           01/02/2013         1.1         Updated Section 7 Pion Secription (PWR, SAV, TCK, and TRST_L)           01/02/2013         1.1         Updated Table 8.4 Clock Requirement Updated Table 3.5 Power Pins           01/02/2013         1.1         Updated Table 3.2 Port Configuration Signals           07/15/2014         1.2         Updated Section 7.1 Pin List of 129-Pin LQFP           07/15/2014         1.2         Updated Section 7.2 Transparent Mode Configuration Register Section 2.1 Pint Updated Section 7.2 Transparent Mode Configuration Register Section 2.1 Pint Updated Section 7.2 Transparent Mode Configuration Register Section 2.1 Pint Updated Section 7.2 Transparent Mode Configuration Register Section 2.1 Pint Updated Section 7.2 Trans	07/12/2011 11/23/2011 07/25/2012	0.3 0.4 1.0	Added Section 7 Register DescriptionAdded Industrial Temperature Support (Section 1 Features, Section 11.1 Absolute Maximum Ratings, Section 13 Ordering Information)Updated Section 1 Features (integrated reference clock) Updated Section 3.1 PCI Express Interface Signals (Added REFCLKI_P, REFCLKI_N, REFCLKO_P[2:0], REFCLKO_N[2:0], and IREF)Updated Section 1 Features (OBFF and LTR support) Updated Section 3 Pin Description (RXPOLINV_DIS, PRSNT[3:1], TEST4, TEST5, and CVDDR) Updated Section 6 EEPROM Interface And System Management Bus Updated Section 7 Register DescriptionUpdated Section 7 Register DescriptionUpdated Section 11.4 AC Switching Characteristics of Clock Buffer Updated Table 8-1 Clock Requirement Updated Table 3.5 Power Pins Updated Section 1 (512-byte maximum payload size support, No-blocking capability)
Added Section / Register Description           07/12/2011         0.3         Added Industrial Temperature Support (Section 1 Features, Section 11.1 Absolute Maximum Ratings, Section 13 Ordering Information)           11/23/2011         0.4         Updated Section 13 Ordering Information)           11/23/2011         0.4         Updated Section 13 Ordering Information)           07/25/2012         0.4         Updated Section 3 Pro Description (RXPOLINV_DIS, PRSNT[3:1], TEST4, TEST5, and CVDR)           07/25/2012         1.0         CVDR)         Updated Section 7 Register Description           01/02/2013         1.1         Updated Section 7 Register Description           01/02/2013         1.1         Updated Section 7 Register Description           01/02/2013         1.1         Updated Section 1 Prin Description (PWR, SAV, TCK, and TRST_L).           01/02/2013         1.1         Updated Section 1 C12-byte maximum payload size support, No-blocking capability)           01/02/2013         1.1         Updated Section 3.2 Port Configuration Signals           07/15/2014         1.2         Updated Section 3.2 Port Configuration Signals           07/15/2014         1.2         Updated Section 3.2 Port Configuration Register           07/16/2014         1.3         Updated Section 3.2 Port Configuration Register           07/16/2014         1.3         Updated Section 3.2 Port	07/12/2011 11/23/2011 07/25/2012	0.3 0.4 1.0	Added Industrial Temperature Support (Section 1 Features, Section 11.1 Absolute Maximum Ratings, Section 13 Ordering Information)Updated Section 1 Features (integrated reference clock) Updated Section 3.1 PCI Express Interface Signals (Added REFCLKI_P, REFCLKI_N, REFCLKO_P[2:0], REFCLKO_N[2:0], and IREF)Updated Section 1 Features (OBFF and LTR support) Updated Section 3 Pin Description (RXPOLINV_DIS, PRSNT[3:1], TEST4, TEST5, and CVDDR) Updated Section 6 EEPROM Interface And System Management Bus Updated Section 7 Register DescriptionUpdated Section 1 Pin Description (PWR_SAV, TCK, and TRST_L) Added Section 11.4 AC Switching Characteristics of Clock Buffer Updated Table 8-1 Clock Requirement Updated Table 3.5 Power Pins Updated Section 1 (512-byte maximum payload size support, No-blocking capability)
07/12/2011         0.3         Maximum Ratings, Section 13 Ordering Information)           Updated Section 1 Features (Integrated Teference clock)         Updated Section 3 1 PCI Express Interface Signals (Added REFCLKI, P. REFCLKI N, REFCLKO P[2:0], REFCLKO N[2:0], and IREF)           07/25/2012         1.0         Updated Section 1 Features (OBFF and LTR support)           07/25/2012         1.0         Updated Section 7 Register Description (RXPOLINV_DIS, PRSNT[3:1], TEST4, TEST5, and Updated Section 7 Register Description (PWR, SAV, TCK, and TRST_L)           01/02/2013         1.1         Updated Section 3 Pin Description (PWR, SAV, TCK, and TRST_L)           01/02/2013         1.1         Updated Section 1 (512-9rin IAGWR, SAV, TCK, and TRST_L)           01/02/2013         1.1         Updated Section 3 Pin Description (PWR, SAV, TCK, and TRST_L)           01/02/2013         1.1         Updated Section 3 Pin Description (PWR, SAV, TCK, and TRST_L)           01/02/2013         1.1         Updated Section 3 Pin Description (PWR, SAV, TCK, and TRST_L)           01/02/2013         1.1         Updated Section 3 Pin Description (PWR, SAV, TCK, and TRST_L)           01/02/2014         1.2         Updated Section 3 Pin Description (PWR, SAV, TCK, and TRST_L)           01/02/2014         1.2         Updated Section 3 Pin Description (PWR, SAV, TCK, and TRST_L)           07/15/2014         1.2         Updated Section 1 (12)-Pin LQFP <t< td=""><td>11/23/2011 07/25/2012</td><td>0.4</td><td>Maximum Ratings, Section 13 Ordering Information)Updated Section 1 Features (integrated reference clock)Updated Section 3.1 PCI Express Interface Signals (Added REFCLKI_P, REFCLKI_N, REFCLKO_P[2:0], REFCLKO_N[2:0], and IREF)Updated Section 1 Features (OBFF and LTR support)Updated Section 3 Pin Description (RXPOLINV_DIS, PRSNT[3:1], TEST4, TEST5, and CVDDR)Updated Section 6 EEPROM Interface And System Management Bus Updated Section 7 Register DescriptionUpdated Section 7 Register DescriptionUpdated Section 11.4 AC Switching Characteristics of Clock Buffer Updated Table 8-1 Clock Requirement Updated Table 3.5 Power Pins Updated Table 4.1 Pin List of 129-Pin LQFPUpdated Section 1 (512-byte maximum payload size support, No-blocking capability)</td></t<>	11/23/2011 07/25/2012	0.4	Maximum Ratings, Section 13 Ordering Information)Updated Section 1 Features (integrated reference clock)Updated Section 3.1 PCI Express Interface Signals (Added REFCLKI_P, REFCLKI_N, REFCLKO_P[2:0], REFCLKO_N[2:0], and IREF)Updated Section 1 Features (OBFF and LTR support)Updated Section 3 Pin Description (RXPOLINV_DIS, PRSNT[3:1], TEST4, TEST5, and CVDDR)Updated Section 6 EEPROM Interface And System Management Bus Updated Section 7 Register DescriptionUpdated Section 7 Register DescriptionUpdated Section 11.4 AC Switching Characteristics of Clock Buffer Updated Table 8-1 Clock Requirement Updated Table 3.5 Power Pins Updated Table 4.1 Pin List of 129-Pin LQFPUpdated Section 1 (512-byte maximum payload size support, No-blocking capability)
07/15/2014         0.4         Updated Section 1 Features (integrated Telerence clock)           11/23/2011         0.4         Updated Section 1 Features (integrated Telerence Clock)           11/23/2011         0.4         Updated Section 3.1 PCI Express Interface Signals (Added BEFCLKI P, REFCLKI N, REFCLKO P, 20.0), REFCLKO N, 20.0, REFOLKO N, 20.	11/23/2011 07/25/2012	0.4	Updated Section 1 Features (integrated reference clock)Updated Section 3.1 PCI Express Interface Signals (Added REFCLKI_P,REFCLKI_N, REFCLKO_P[2:0], REFCLKO_N[2:0], and IREF)Updated Section 1 Features (OBFF and LTR support)Updated Section 3 Pin Description (RXPOLINV_DIS, PRSNT[3:1], TEST4, TEST5, andCVDDR)Updated Section 6 EEPROM Interface And System Management BusUpdated Section 7 Register DescriptionUpdated Section 3 Pin Description (PWR_SAV, TCK, and TRST_L)Added Section 11.4 AC Switching Characteristics of Clock BufferUpdated Table 8-1 Clock RequirementUpdated Table 3.5 Power PinsUpdated Section 1 (512-byte maximum payload size support, No-blocking capability)
11/23/2011     0.4     Updated Section 3.1 PCI Express Interface Signals (Added RFCLKL) P, REFCLKD N, REFCLKO P[2:0], REFCLKO N[2:0], and REF)       07/25/2012     1.0     Updated Section 1 Features (OBFF and LTR support) Updated Section 3 Pin Description (RXPOLINV_DIS, PRISNT[31], TEST4, TEST5, and Updated Section 7 Pin Description (PKN DLNV_DIS, PRISNT[31], TEST4, TEST5, and Updated Section 7 Register Description (PKN SAV, TCK, and TRST_L) Added Section 1 4 AC Switching Characteristics of Clock Buffer       01/02/2013     1.1     Updated Section 1 (512-byte maximum payload size support, No-blocking capability) Updated Table 8-1 Clock Requirement Updated Section 1 (512-byte maximum payload size support, No-blocking capability) Updated Section 3.2 Port Configuration Signals Updated Section 3.2 Port Configuration Signals Updated Section 5.1 / Drive De-Emphasis Updated Section 5.1 / Drive De-Emphasis Updated Section 7.2 Torive Capabilities Register (Max_Payload_Size Supported) Updated Section 7.1 Drive De-Emphasis Updated Section 7.1 Prive De-Emphasis Updated Section 7.1 Prive De-Emphasis Updated Section 7.1 Prive De-Emphasis Updated Section 7.2 Transparent Mode Configuration Registers Updated Section 7.1 Prive De-Emphasis Updated Section 7.2 Transparent Mode Configuration Registers Updated Section 3.1 POI Express Interface Signals Updated Section 3.1 POI Express Interface Signals Updated Section 3.1 POI Express Interface Signals Updated Section 7.2 Transparent Mode Configuration Registers Updated Section 3.1 POI Express Interface Signals Updated Section 3.1 POI Express Interface Updated Section 2.1 Prove Layer Circuit Updated Table 9.4 IIA GBoundary Scan Register Definition Updated Section 3.1 POI Express Interface Signals Updated Table 9.4 IIA GBoundary Scan Register Definition Updated Section 3.1 POI Description       09/07/2015     1.5     Updated Table 1.1	07/25/2012	1.0	Updated Section 3.1 PCI Express Interface Signals (Added REFCLKI_P, REFCLKI_N, REFCLKO_P[2:0], REFCLKO_N[2:0], and IREF)Updated Section 1 Features (OBFF and LTR support)Updated Section 3 Pin Description (RXPOLINV_DIS, PRSNT[3:1], TEST4, TEST5, and CVDDR)Updated Section 6 EEPROM Interface And System Management Bus Updated Section 7 Register DescriptionUpdated Section 7 Register DescriptionUpdated Section 11.4 AC Switching Characteristics of Clock Buffer Updated Table 8-1 Clock Requirement Updated Table 3.5 Power Pins Updated Section 1 (512-byte maximum payload size support, No-blocking capability)
etc         REFCLKO_PI201, REFCLKO_N2021, REPCLKO_N2021, REF           07/25/2012         1.0         Updated Section 1 Features (OBFF and LTR support) Updated Section 6 EEPROM Interface And System Management Bus Updated Section 7 Register Description (RXPOLINV_DIS, PRSNT[3:1], TEST4, TEST5, and CVDDR)           01/02/2013         1.1         Updated Section 7 Register Description Updated Section 7 Register Description Updated Section 1 14 AC Switching Characteristics of Clock Buffer Updated Table 5.1 Clock Requirement Updated Table 5.1 Clock Requirement Updated Table 5.2 Power Pins Updated Section 1 (512-byte maximum payload size support, No-blocking capability) Updated Section 3.2 Port Configuration Signals Updated Section 3.3 Miscellaneous Signals Updated Section 5.1 Physical Layer Circuit Updated Section 7.2 75 Device Capabilities Register (Max_Payload_Size Supported) Updated Section 7.2 75 Device Capabilities Register (Max_Payload_Size Supported) Updated Section 7.2 Transparent Mode Configuration Registers Updated Section 6.1 EPRNOM Interface Updated Section 6.1 EPRNOM Interface Updated Section 7.2 Transparent Mode Configuration Registers Updated Section 7.2 Transparent Mode Configuration Registers Updated Table 9.3 JTAG Boundary Sean Register Definition Updated Table 1.1 Absolute Maximum Ratings           03/04/2016         1.7         Added Section 1.1 Power Sequence Updated Section 3.2 Port Configuration Registers Updated Section 1.1 Power	07/25/2012	1.0	REFCLKI_N, REFCLKO_P[2:0], REFCLKO_N[2:0], and IREF)Updated Section 1 Features (OBFF and LTR support)Updated Section 3 Pin Description (RXPOLINV_DIS, PRSNT[3:1], TEST4, TEST5, and CVDDR)Updated Section 6 EEPROM Interface And System Management Bus Updated Section 7 Register DescriptionUpdated Section 7 Register DescriptionUpdated Section 11.4 AC Switching Characteristics of Clock Buffer Updated Table 8-1 Clock Requirement Updated Table 3.5 Power Pins Updated Table 4.1 Pin List of 129-Pin LQFPUpdated Section 1 (512-byte maximum payload size support, No-blocking capability)
07/25/2012         1.0         Updated Section 3 Pin Description (RXPOLINV_DIS, PRSNT[3:1], TEST4, TEST5, and CVDDR)           07/25/2012         1.0         Updated Section 3 Pin Description (RXPOLINV_DIS, PRSNT[3:1], TEST4, TEST5, and CVDDR)           01/02/2013         1.1         Updated Section 7 Register Description (PWR, SAV, TCK, and TRST_L)           01/02/2013         1.1         Updated Table 3.1 Clock Requirement           01/02/2014         1.1         Updated Table 3.5 Power Pins           01/02/2014         Updated Table 3.5 Power Pins           07/15/2014         1.2         Updated Section 3.2 Port Configuration Signals           07/15/2014         1.2         Updated Section 7.1 Pin Jist of 129-Pin LQFP           07/15/2014         1.2         Updated Section 7.2 Transparent Mode Configuration Signals           01/17/2014         1.3         Updated Section 7.2 Transparent Mode Configuration Registers           01/17/2014         1.3         Updated Section 7.2 Transparent Mode Configuration Registers           01/16/2015         1.4         Updated Section 7.2 Transparent Mode Configuration Registers           01/16/2015         1.5         Updated Section 7.2 Transparent Mode Configuration Registers           01/16/2015         1.4         Updated Section 7.2 Transparent Mode Configuration Registers           01/16/2015         1.5         Updated Section			Updated Section 1 Features (OBFF and LTR support)Updated Section 3 Pin Description (RXPOLINV_DIS, PRSNT[3:1], TEST4, TEST5, andCVDDR)Updated Section 6 EEPROM Interface And System Management BusUpdated Section 7 Register DescriptionUpdated Section 3 Pin Description (PWR_SAV, TCK, and TRST_L)Added Section 11.4 AC Switching Characteristics of Clock BufferUpdated Table 8-1 Clock RequirementUpdated Table 3.5 Power PinsUpdated Table 4.1 Pin List of 129-Pin LQFPUpdated Section 1 (512-byte maximum payload size support, No-blocking capability)
07/25/2012         1.0         Updated Section 3 Pin Description (RXPOLINV_DIS, PRSNT[3:1], TEST4, TEST5, and CVDDR)           07/25/2012         1.0         CVDDR)           01/02/2013         1.1         Updated Section 7 Register Description           01/02/2013         1.1         Updated Section 7 Register Description (PKR, SAV, TCK, and TRST_L). Added Section 11.4 AC Switching Characteristics of Clock Buffer           01/02/2013         1.1         Updated Table 8.1 Clock Requirement           Updated Table 8.1 Clock Requirement         Updated Table 8.1 Clock Requirement           Updated Section 1 (\$12-byte maximum payload size support, No-blocking capability)         Updated Section 3.2 Miscellaneous Signals           Updated Section 5.1 PDrive De-Emphasis         Updated Section 7.2 Trasparent Mode Configuration Registers           Updated Section 7.2 Trasparent Mode Configuration Registers         Updated Section 7.2 Trasparent Mode Configuration Registers           11/17/2014         1.3         Updated Section 7.2 Transparent Mode Configuration Registers           07/16/2015         1.4         Updated Section 7.2 Transparent Mode Configuration Registers           07/16/2015         1.4         Updated Section 7.2 Transparent Mode Configuration Registers           0/04242         Updated Section 7.2 Transparent Mode Configuration Registers           0/042016         1.5         Updated Section 7.2 Transparent Mode Configuration Registers <td></td> <td></td> <td>Updated Section 3 Pin Description (RXPOLINV_DIS, PRSNT[3:1], TEST4, TEST5, and CVDDR)Updated Section 6 EEPROM Interface And System Management Bus Updated Section 7 Register DescriptionUpdated Section 7 Register DescriptionUpdated Section 3 Pin Description (PWR_SAV, TCK, and TRST_L) Added Section 11.4 AC Switching Characteristics of Clock Buffer Updated Table 8-1 Clock Requirement Updated Table 3.5 Power Pins Updated Table 4.1 Pin List of 129-Pin LQFPUpdated Section 1 (512-byte maximum payload size support, No-blocking capability)</td>			Updated Section 3 Pin Description (RXPOLINV_DIS, PRSNT[3:1], TEST4, TEST5, and CVDDR)Updated Section 6 EEPROM Interface And System Management Bus Updated Section 7 Register DescriptionUpdated Section 7 Register DescriptionUpdated Section 3 Pin Description (PWR_SAV, TCK, and TRST_L) Added Section 11.4 AC Switching Characteristics of Clock Buffer Updated Table 8-1 Clock Requirement Updated Table 3.5 Power Pins Updated Table 4.1 Pin List of 129-Pin LQFPUpdated Section 1 (512-byte maximum payload size support, No-blocking capability)
07/25/2012     1.0     CVDR)       Updated Section 6 EEPROM Interface And System Management Bus Updated Section 7 Register Description (PWR_SAV, TCK, and TRST_L) Added Section 11 A AC Switching Characteristics of Clock Buffer       01/02/2013     1.1     Updated Table 8-1 Clock Requirement Updated Table 3.5 Power Pris Updated Table 3.5 Power Pris Updated Section 3.2 Port Configuration Signals Updated Section 3.1 Physical Layer Circuit Updated Section 5.1 Physical Layer Circuit Updated Section 5.1 Physical Layer Circuit Updated Section 5.1 Physical Layer Circuit Updated Section 7.2 75 Device Capabilities Register (Max_Payload_Size Supported) Updated Section 7.2 Transparent Mode Configuration Registers       11/17/2014     1.3     Updated Section 7.2 Transparent Mode Configuration Registers       07/16/2015     1.4     Updated Section 7.2 Transparent Mode Configuration Registers       07/16/2015     1.4     Updated Section 7.2 Transparent Mode Configuration Registers       07/16/2015     1.5     Updated Section 7.2 Transparent Mode Configuration Registers       09/07/2015     1.5     Updated Table 9.3 TIAG Boundary Scan Register Definition Updated Table 9.3 TIAG Boundary Scan Register Definition       03/04/2016     1.7     Added Section 1.1 PON List of 13.9-PN1 LOFP       03/04/2016     1.7     Added Section 1.1 PN List of 129-PN1 LOFP       09/05/2017     2-2			<ul> <li>CVDDR)</li> <li>Updated Section 6 EEPROM Interface And System Management Bus</li> <li>Updated Section 7 Register Description</li> <li>Updated Section 3 Pin Description (PWR_SAV, TCK, and TRST_L)</li> <li>Added Section 11.4 AC Switching Characteristics of Clock Buffer</li> <li>Updated Table 8-1 Clock Requirement</li> <li>Updated Table 3.5 Power Pins</li> <li>Updated Table 4.1 Pin List of 129-Pin LQFP</li> <li>Updated Section 1 (512-byte maximum payload size support, No-blocking capability)</li> </ul>
updated Section 6 EEPROM Interface And System Management Bus Updated Section 7 Register Description           01/02/2013         1.1         Updated Section 3 Pin Description (PWR_SAV, TCK, and TRST_L) Added Table 8-1 Clock Requirement Updated Section 1.6 (12-9rin LQFP           07/15/2014         1.2         Updated Section 3.2 Miscellaneous Signals Updated Section 5.1 Physical Layer Circuit Updated Section 5.1 Physical Layer Circuit Updated Section 1.1 Ort De-Emphasis Updated Section 7.2 Tr3 Device Capabilities Register (Max_Payload_Size Supported) Updated Section 7.2 Transparent Mode Configuration Registers           11/17/2014         1.3         Updated Section 7.2 Transparent Mode Configuration Registers           11/17/2014         1.3         Updated Section 7.2 Transparent Mode Configuration Registers           07/16/2015         1.4         Updated Section 7.2 Transparent Mode Configuration Registers           07/16/2015         1.5         Updated Section 7.2 Transparent Mode Configuration Registers           09/07/2015         1.4         Updated Section 7.2 Transparent Mode Configuration Registers           09/07/2015         1.5         Updated Section 7.2 Transparent Mode Configuratine Register Definition           09/07			Updated Section 6 EEPROM Interface And System Management BusUpdated Section 7 Register DescriptionUpdated Section 3 Pin Description (PWR_SAV, TCK, and TRST_L)Added Section 11.4 AC Switching Characteristics of Clock BufferUpdated Table 8-1 Clock RequirementUpdated Table 3.5 Power PinsUpdated Table 4.1 Pin List of 129-Pin LQFPUpdated Section 1 (512-byte maximum payload size support, No-blocking capability)
Updated Section 7. Register Description           01/02/2013         1.1         Updated Section 3 Pin Description (PWR SAV, TCK, and TRST_L) Added Section 11.4 AC Switching Characteristics of Clock Buffer           01/02/2013         1.1         Updated Table 3.5 Power Pins Updated Table 3.5 Power Pins Updated Table 3.5 Power Pins           01/02/2014         1.2         Updated Section 1 (512-byte maximum payload size support, No-blocking capability) Updated Section 3.2 Port Configuration Signals Updated Section 3.3 Miscellaneous Signals Updated Section 5.1 Physical Layer Circuit Updated Section 5.1 Physical Layer Circuit Updated Section 7.2.75 Device Capabilities Register (Max_Payload_Size Supported) Updated Section 3.1 Ordering Information Updated Table 11-2 DC Electrical Characteristics           11/17/2014         1.3         Updated Section 3.2 Port Configuration Registers Updated Section 3.2 Port Configuration Registers           11/17/2014         1.4         Updated Section 7.2 Transparent Mode Configuration Registers           07/16/2015         1.4         Updated Section 7.2 Transparent Mode Configuration Registers           07/16/2015         1.4         Updated Section 7.2 Transparent Mode Configuration Registers           09/07/2015         1.6         Updated Table 9-3 JTAG Boundary Scan Register Definition Updated Table 9-3 JTAG Boundary Scan Register Definition Updated Section 1.1 Physe	01/02/2013	1.1	Updated Section 7 Register DescriptionUpdated Section 3 Pin Description (PWR_SAV, TCK, and TRST_L)Added Section 11.4 AC Switching Characteristics of Clock BufferUpdated Table 8-1 Clock RequirementUpdated Table 3.5 Power PinsUpdated Table 4.1 Pin List of 129-Pin LQFPUpdated Section 1 (512-byte maximum payload size support, No-blocking capability)
01/02/2013         1.1         Updated Section 3 Pin Description (PWR, SAV, TCK, and TRST, L) Added Section 11.4 AC Switching Characteristics of Clock Buffer           01/02/2013         1.1         Updated Table 8-1 Clock Requirement Updated Table 4.1 Pin List of 129-Pin LQFP           07/15/2014         1.2         Updated Section 3.2 Port Configuration Signals Updated Section 3.1 Pin Signals Updated Section 5.1 Physical Layer Circuit Updated Section 5.1 / Drive De-Emphasis Updated Section 1.2 To Prive De-Emphasis Updated Section 1.2 To Prive De-Emphasis Updated Section 1.2 To Prive De-Emphasis           11/17/2014         1.3         Updated Section 3.1 PCI Express Interface Signals           11/17/2014         1.3         Updated Section 7.2 Transparent Mode Configuration Registers           07/16/2015         1.4         Updated Section 7.2 Transparent Mode Configuration Registers           07/16/2015         1.4         Updated Section 7.2 Transparent Mode Configuration Registers           07/16/2015         1.4         Updated Section 7.2 Transparent Mode Configuration Registers           07/16/2015         1.4         Updated Section 7.2 Transparent Mode Configuration Registers           09/07/2015         1.6         Updated Section 7.1 Physical Layer Circuit           07/16/2015         1.6         Updated Table 9-3 JTAG Device ID Register Definition           07/16/2015         1.6         Updated Section 1.1 PN Description           09/07/2015 <t< td=""><td>01/02/2013</td><td>1.1</td><td>Updated Section 3 Pin Description (PWR_SAV, TCK, and TRST_L) Added Section 11.4 AC Switching Characteristics of Clock Buffer Updated Table 8-1 Clock Requirement Updated Table 3.5 Power Pins Updated Table 4.1 Pin List of 129-Pin LQFP Updated Section 1 (512-byte maximum payload size support, No-blocking capability)</td></t<>	01/02/2013	1.1	Updated Section 3 Pin Description (PWR_SAV, TCK, and TRST_L) Added Section 11.4 AC Switching Characteristics of Clock Buffer Updated Table 8-1 Clock Requirement Updated Table 3.5 Power Pins Updated Table 4.1 Pin List of 129-Pin LQFP Updated Section 1 (512-byte maximum payload size support, No-blocking capability)
01/02/2013         1.1         Updated Table 8-1 Clock Requirement Updated Table 3-5 Power Pins Updated Table 3-5 Power Pins Updated Table 3-5 Power Pins Updated Table 4-1 Pin List of 129-Pin LQFP           07/15/2014         1.2         Updated Section 3 2 Port Configuration Signals Updated Section 3 3 Miscellaneous Signals Updated Section 3.1 Drive De-Emphasis Updated Section 7.1 Drive De-Emphasis           07/15/2014         1.2         Updated Section 1.7 Drive De-Emphasis           01/02/2014         1.3         Updated Section 7.2 To Prove Capabilities Register (Max_Payload_Size Supported) Updated Section 7.2 To Drive De-Emphasis           01/17/2014         1.3         Updated Section 3.1 POI Express Interface Signals Updated Section 7.2 Transparent Mode Configuration Registers           07/16/2015         1.4         Updated Section 7.2 Transparent Mode Configuration Registers           01/04/22/2015         1.4         Updated Section 7.2 Transparent Mode Configuration Registers           07/16/2015         1.4         Updated Section 7.2 Transparent Mode Configuration Registers           07/16/2015         1.4         Updated Section 7.2 Transparent Mode Configuration Registers           07/16/2015         1.5         Updated Section 7.2 Transparent Mode Configuration Registers           01/04/2016         1.4         Updated Section 7.2 Transparent Mode Configuration Registers           02/04/2015         1.4         Updated Table 1-1 AG Device ID Register	01/02/2013	1.1	Added Section 11.4 AC Switching Characteristics of Clock BufferUpdated Table 8-1 Clock RequirementUpdated Table 3.5 Power PinsUpdated Table 4.1 Pin List of 129-Pin LQFPUpdated Section 1 (512-byte maximum payload size support, No-blocking capability)
01/02/2013       1.1       Updated Table 3.5 Power Pins Updated Table 3.5 Power Pins Updated Table 4.1 Pin List of 129-Pin LQFP         07/15/2014       Updated Section 1 (512-byte maximum payload size support, No-blocking capability) Updated Section 3.3 Miscellaneous Signals Updated Section 3.3 Miscellaneous Signals         07/15/2014       1.2       Updated Section 3.1 Pin List of 129-Pin LQFP         07/15/2014       1.2       Updated Section 3.1 Pin Signal Layer Circuit         Updated Section 5.1.7 Drive De-Emphasis       Updated Section 7.2.75 Device Capabilities Register (Max_Payload_Size Supported)         01/17/2014       1.3       Updated Section 3.1 Ordering Information         11/17/2014       1.3       Updated Section 3.1 PCI Express Interface Signals         07/16/2015       1.4       Updated Section 7.2 Transparent Mode Configuration Registers         07/16/2015       1.4       Updated Section 7.2 Transparent Mode Configuration Registers         07/16/2015       1.4       Updated Section 7.2 Transparent Mode Configuration Registers         07/16/2015       1.5       Updated Section 7.2 Transparent Mode Configuration Registers         07/16/2015       1.6       Updated Section 7.2 Transparent Mode Configuration Registers         07/16/2015       1.5       Updated Section 1.2 Transparent Mode Configuration Registers         07/16/2015       1.6       Updated Table 9-1 Int Last of 120-PIN LQEP	01/02/2013	1.1	Updated Table 8-1 Clock Requirement Updated Table 3.5 Power Pins Updated Table 4.1 Pin List of 129-Pin LQFP Updated Section 1 (512-byte maximum payload size support, No-blocking capability)
09/07/2015         1.2         Updated Table 3.5 Power Pins Updated Section 1 (512-byte maximum payload size support, No-blocking capability) Updated Section 3.2 Port Configuration Signals Updated Section 3.3 Miscellaneous Signals Updated Section 3.1 Pin List of 129-Pin LQFP           07/15/2014         1.2         Updated Section 3.1 Pin List of 129-Pin LQFP           01/15/2014         1.2         Updated Section 3.1 Pin List of 129-Pin LQFP           01/15/2014         1.2         Updated Section 7.2 To rive De-Emphasis Updated Section 7.2 To Prive De-Emphasis           01/17/2014         1.3         Updated Section 7.2 Transparent Mode Configuration Registers           11/17/2014         1.3         Updated Section 7.2 Transparent Mode Configuration Registers           07/16/2015         1.4         Updated Section 3.2 Port Configuration Signals           07/16/2015         1.4         Updated Section 7.2 Transparent Mode Configuration Registers           07/16/2015         1.4         Updated Section 7.2 Transparent Mode Configuration Registers           09/07/2015         1.4         Updated Section 7.2 Transparent Mode Configuration Registers           09/07/2015         1.5         Updated Section 7.2 Transparent Mode Configuration Registers           09/07/2015         1.5         Updated Section 7.2 Transparent Mode Configuration Registers           09/07/2015         1.5         Updated Table 9.1 Instruction Register Definition	01/02/2013	1.1	Updated Table 3.5 Power Pins Updated Table 4.1 Pin List of 129-Pin LQFP Updated Section 1 (512-byte maximum payload size support, No-blocking capability)
09/07/2015         1.4         Updated Section 3.1 Port Configuration Signals Updated Section 3.2 Port Configuration Signals Updated Section 3.3 Miscellaneous Signals Updated Section 3.1 Physical Layer Circuit Updated Section 5.1.7 Drive De-Emphasis Updated Section 5.1.7 Drive De-Emphasis           07/15/2014         1.2         Updated Section 5.1.7 Drive De-Emphasis           10/14/2014         1.3         Updated Section 7.2.75 Device Capabilities Register (Max_Payload_Size Supported) Updated Section 7.2.75 Device Capabilities Register           11/17/2014         1.3         Updated Section 8.1 Clock Scheme           11/17/2014         1.3         Updated Section 7.2 Transparent Mode Configuration Registers           11/17/2014         1.4         Updated Section 7.2 Transparent Mode Configuration Registers           10/16/2015         1.4         Updated Section 7.2 Transparent Mode Configuration Registers           1/16/2015         1.4         Updated Section 7.2 Transparent Mode Configuration Registers           1/223/2015         1.4         Updated Section 7.2 Transparent Mode Configuration Register S           1/223/2015         1.6         Updated Section 1.1 Physical Layer Circuit           1/24ded Section 1.2 DC Electrical Characteristics         Updated Table 9-2 JTAG Device ID Register Definition           1/223/2015         1.6         Updated Section 7.2 Transparent Mode Configuration Register S           1/223/2015         1.6         Updated			Updated Table 4.1 Pin List of 129-Pin LQFPUpdated Section 1 (512-byte maximum payload size support, No-blocking capability)
07/15/2014         1.2         Updated Section 3.2 Port Configuration Signals Updated Section 3.2 Miscellaneous Signals Updated Section 3.1 Miscellaneous Signals Updated Section 5.1 Physical Layer Circuit Updated Section 7.2 Torive De-Emphasis Updated Section 7.2 Torive De-Emphasis Updated Section 7.2 Torive De-Emphasis Updated Section 7.2 Torive De-Emphasis           11/17/2014         1.3         Updated Section 7.2 Transparent Mode Configuration Registers Updated Section 7.2 Transpranet Mode Configuration Registers           11/17/2014         1.3         Updated Section 3.1 PCI Express Interface Signals Updated Section 6.1 EEPROM Interface           07/16/2015         1.4         Updated Section 7.2 Transparent Mode Configuration Registers Updated Section 6.1 EEPROM Interface           09/07/2015         1.5         Updated Section 7.2 Transparent Mode Configuration Registers           09/07/2015         1.5         Updated Section 7.2 Transparent Mode Configuration Registers           09/07/2015         1.4         Updated Section 7.2 Transparent Mode Configuration Registers           09/07/2015         1.5         Updated Section 7.2 Transparent Mode Configuration Registers           09/07/2015         1.6         Updated Section 7.2 Transparent Mode Configuration Registers           09/07/2015         1.6         Updated Section 7.2 Transparent Mode Configuration Registers           09/07/2015			Updated Section 1 (512-byte maximum payload size support, No-blocking capability)
07/15/2014     1.2     Updated Section 3.2 Port Configuration Signals Updated Section 4.1 Pin List of 129-Pin LQFP       07/15/2014     1.2     Updated Section 4.1 Pin List of 129-Pin LQFP       07/15/2014     1.2     Updated Section 5.1 Physical Layer Circuit Updated Section 7.2.75 Device Capabilities Register (Max_Payload_Size Supported) Updated Section 7.2.75 Device Capabilities Registers (Max_Payload_Size Supported)       11/17/2014     1.3     Updated Section 7.2 Transparent Mode Configuration Registers       11/17/2014     1.3     Updated Section 7.2 Transparent Mode Configuration Registers       07/16/2015     1.4     Updated Section 7.2 Transparent Mode Configuration Registers       07/16/2015     1.4     Updated Section 7.2 Transparent Mode Configuration Registers       09/07/2015     1.4     Updated Section 7.2 Transparent Mode Configuration Registers       09/07/2015     1.5     Updated Section 7.2 Transparent Mode Configuration Registers       09/07/2015     1.6     Updated Section 7.2 Transparent Mode Configuration Registers       09/07/2015     1.6     Updated Section 7.2 Transparent Mode Configuration Registers       03/04/2016     1.7     Added Section 3.1 PIN Description       12/23/2015     1.6     Updated Section 7.1 PIN Description       09/05/2017     2-2     Updated Section 7.2 Transparent Mode Configuration Registers       09/05/2017     2-2     Updated Section 7.2 Transparent Mode Configuration Registers			
07/15/2014         1.2         Updated Section 3.3 Miscellaneous Signals Updated Section 5.1 Physical Layer Circuit Updated Section 5.1 Physical Layer Circuit Updated Section 7.2 75 Device Capabilities Register (Max_Payload_Size Supported) Updated Section 7.2 75 Device Capabilities Register (Max_Payload_Size Supported) Updated Section 7.2 75 Device Capabilities Register (Max_Payload_Size Supported) Updated Section 7.2 75 Device Capabilities Registers (Max_Payload_Size Supported) Updated Section 7.2 Transparent Mode Configuration Registers           11/17/2014         1.3         Updated Section 8. Clock Scheme           07/16/2015         1.4         Updated Section 3.1 PCI Express Interface Signals Updated Section 3.1 PCI Express Interface Signals Updated Section 6.1 EEPROM Interface           07/16/2015         1.4         Updated Section 7.2 Transparent Mode Configuration Registers Updated Section 8.2 Clock Scheme           09/07/2015         1.5         Updated Section 8.2 Clock Scheme           09/07/2015         1.5         Updated Table 9-3 JTAG Boundary Scan Register Definition Updated Table 9-3 JTAG Boundary Scan Register Definition           12/23/2015         1.6         Updated Section 3.1 PIN Description           12/23/2015         1.6         Updated Section 1.1 PN Description           03/04/2016         1.7         Added Section 1.1 PN Secription           0/04ced Section 1.1 PNN Exercitical Characteristics         Updated Section 3.1 PIN Description           0/04ced Section 1.1 PNN Lastrop 129-PIN LQFP         Updated Section 1.1 PNN Last			L Undated Section 3.2 Port Configuration Signals
07/15/2014     1.2     Updated Section 4.1 Pin List of 129-Pin LQFP       07/15/2014     1.2     Updated Section 5.1 Physical Layer Circuit       0/14 Control Contrel Contrel Control Control Content Control Contrel Control Contro			
07/15/2014       1.2       Updated Section 5.1 Physical Layer Circuit Updated Section 7.2 75 Device Capabilities Register (Max_Payload_Size Supported) Updated Section 7.2 75 Device Capabilities Register (Max_Payload_Size Supported) Updated Section 7.2 Torive De-Emphasis Updated Section 7.2 Transparent Mode Configuration Registers         11/17/2014       1.3       Updated Section 8 Clock Scheme         11/17/2014       1.3       Updated Section 8 Clock Scheme         07/16/2015       1.4       Updated Section 7.1 Physical Layer Circuit Updated Section 7.2 Transparent Mode Configuration Registers         07/16/2015       1.4       Updated Section 7.2 Transparent Mode Configuration Registers         09/07/2015       1.4       Updated Section 7.2 Transparent Mode Configuration Registers         09/07/2015       1.5       Updated Section 7.2 Transparent Mode Configuration Registers         12/23/2015       1.6       Updated Section 7.2 Transparent Mode Configuration Registers         03/04/2016       1.7       Updated Section 7.2 Transparent Mode Configuration Register         03/04/2016       1.7       Added Section 1.1 PIN Description         09/05/2017       2-2       Updated Section 1.2 PN Secure Configuration Registers         09/05/2017       2-2       Updated Section 1.2 Absolute Maximum Ratings         09/05/2017       2-2       Updated Section 1.2 Transparent Mode Configuration Registers         09/05/2017			
updated Section 5.1.7 Drive De-Emphasis       Updated Section 7.2.75 Device Capabilities Register (Max_Payload_Size Supported)       Updated Section 13 Ordering Information       Updated Table 11-2 DC Electrical Characteristics       11/17/2014     1.3       Updated Section 7.2 Transparent Mode Configuration Registers       Updated Section 3.1 PCI Express Interface Signals       Updated Section 3.1 PCI Express Interface Signals       Updated Section 6.1 EEPROM Interface       Updated Section 6.1 EEPROM Interface       Updated Table 9-2 JTAG Device ID Registers       Updated Table 9-2 JTAG Device ID Register       Updated Table 9-2 JTAG Boundary Scan Register Definition       Updated Table 9-3 JTAG Boundary Scan Register Definition       Updated Table 9-2 JTAG Device ID Register       Updated Table 9-3 JTAG Boundary Scan Register Definition       Updated Table 9-3 JTAG Boundary Scan Register Definition       Updated Table 9-2 JTAG Device ID Register       Updated Table 9-2 JTAG De	07/15/2014	12	
Updated Section 7.2.75 Device Capabilities Register (Max_Payload_Size Supported) Updated Section 13 Ordering Information Updated Cable 11-2 DC Electrical Characteristics11/17/20141.3Updated Section 7.2 Transparent Mode Configuration Registers Updated Section 3.1 PCI Express Interface Signals Updated Section 3.2 Port Configuration Signals Updated Section 6.1 EEPROM Interface Updated Section 7.2 Transparent Mode Configuration Registers07/16/20151.4Updated Section 7.2 Transparent Mode Configuration Registers Updated Section 3.2 Port Configuration Registers Updated Section 6.1 EEPROM Interface Updated Section 7.2 Transparent Mode Configuration Registers Updated Section 7.2 Transparent Mode Configuration Registers07/16/20151.4Updated Section 8 Clock Scheme Updated Table 9-1 Instruction Register Codes Updated Table 9-2 JTAG Device ID Register Updated Table 9-3 JTAG Boundary Scan Register Definition Updated Table 9-3 JTAG Device ID Register Updated Table 9-3 JTAG Device ID Register09/07/20151.5Updated Table 11-1 Absolute Maximum Ratings12/23/20151.6Updated Section 11 PN Description Updated Section 11 PN Description12/23/20161.7Added Section 11 Power Sequence Updated Section 11 Power Sequence Updated Section 11 Power Sequence09/05/20172-2Updated Section 7.2 Transparent Mode Configuration Registers Updated Section 7.2 Transparent Mode Configuration Registers Updated Section 1.1 Physical Layer Circuit Updated Section 1.2 Nasolute Maximum Ratings Updated Section 1.2 Nasolute Maximum Ratings Updated Section 1.2 Nasolute Maximum Ratings Updated Section 2.2 Port Configuration Registers Updated Section 2.2 Not Configuration Registers Updated Section 1.2 Nasolut	0//10/2011	1.2	
UpdatedUpdatedSection 13 Ordering Information Updated Table 11-2 DC Electrical Characteristics11/17/20141.3Updated Section 7.2 Transparent Mode Configuration Registers Updated Section 3.1 PCI Express Interface Signals Updated Section 3.2 Port Configuration Signals Updated Section 5.1 Physical Layer Circuit Updated Section 6.1 EEPROM Interface07/16/20151.4Updated Section 7.2 Transparent Mode Configuration Registers Updated Section 7.2 Transparent Mode Configuration Registers Updated Section 7.2 Transparent Mode Configuration Registers Updated Section 8 Clock Scheme Updated Table 9-1 Instruction Register Codes Updated Table 9-2 JTAG Device ID Register Updated Table 9-2 JTAG Device ID Register Updated Table 9-2 JTAG Device ID Register Definition Updated Table 9-3 JTAG Boundary Sean Register Definition Updated Table 9-3 JTAG Boundary Sean Register Definition Updated Table 9-1 Instruction Registers Updated Table 11-1 Absolute Maximum Ratings09/07/20151.5Updated Table 11-1 Absolute Maximum Ratings03/04/20161.7Added Section 1 Power Sequence Updated Section 1 Power Sequence Updated Section 3.2 Port Configuration Signals Updated Section 3.2 Port Configuration Signals Updated Section 1.1 Physical Layer Circuit Updated Section 1.1 Power Sequence09/05/20172-2Updated Section 1.2 Power Circuit Updated Section 5.1 Physical Layer Circuit Updated Section 1.2 Presented Section 1.2 Presented Configuration Registers Updated Section 1.2 Presented Circuit Updated Section 1.2 Pr			
UpdatedUpdated Table 11-2 DC Electrical Characteristics11/17/20141.3Updated Section 7.2 Transparent Mode Configuration Registers Updated Section 8 Clock Scheme07/16/20151.4Updated Section 3.1 PCI Express Interface Signals Updated Section 6.1 EEPROM Interface Updated Section 7.2 Transparent Mode Configuration Registers Updated Section 7.2 Transparent Mode Configuration Registers Updated Section 7.2 Transparent Mode Configuration Registers07/16/20151.4Updated Section 6.1 EEPROM Interface Updated Section 7.2 Transparent Mode Configuration Registers Updated Section 8 Clock Scheme Updated Table 9-1 Instruction Register Codes Updated Table 9-2 JTAG Device ID Register Updated Table 9-2 JTAG Boundary Scan Register Definition Updated Table 9-2 JTAG Boundary Scan Register Definition Updated Table 11-2 DC Electrical Characteristics09/07/20151.5Updated Table 11-1 Absolute Maximum Ratings12/23/20151.6Updated Section 1 PN Description12/23/20161.7Added Section 1 Power Sequence Updated Section 3.2 Port Configuration Signals Updated Section 3.2 Port Configuration Signals Updated Section 1.2 POR Circuit Updated Section 1.1 Physical Layer Circuit Updated Section 1.2 POR Contents to Configuration Registers09/05/20172-2Updated Section 1.2 Transparent Mode Configuration Registers Updated Section 1.2 Transparent Mode Configuration Registers Updated Section 1.2 Transparent Mode Configuration Registers Updated Section 1.2 Port Configuration Registers Updated Section 1.2 Absolut Maximum Ratings Updated Section 1.2 Transparent Mode Configuration Registers Updated Section 1.2 Transparent Mode Configuration Registers Updated Section 1.2 Absolut Maximum Ratings Updated S			
11/17/20141.3Updated Section 7.2 Transparent Mode Configuration Registers Updated Section 8 Clock Scheme07/16/2015Updated Section 3.1 PCI Express Interface Signals Updated Section 3.2 Port Configuration Signals Updated Section 5.1 Physical Layer Circuit Updated Section 7.2 Transparent Mode Configuration Registers Updated Section 8 Clock Scheme Updated Table 9-1 Instruction Register Codes Updated Table 9-2 JTAG Device ID Register Updated Table 9-2 JTAG Device ID Register Updated Table 9-3 JTAG Boundary Scan Register Definition Updated Table 9-3 JTAG Boundary Scan Register Definition Updated Table 11-2 DC Electrical Characteristics09/07/20151.5Updated Table 11-1 Absolute Maximum Ratings Updated the Table 11-1 Absolute Maximum Ratings Updated the Table 11-2 DC Electrical Characteristics03/04/20161.7Added Section 1 Power Sequence Updated Section 1 Power Sequence Updated Section 1 Power Sequence Updated Section 1 Power Circuit Updated Section 1.2 PON Contents to Configuration Registers Updated Section 5.1 Physical Layer Circuit Updated Section 7.2 Transparent Mode Configuration Registers Updated Section 7.2 Provided Section 7.2 Provided Section 7.2 Provided Section 7.2 Provided Section 7.2 Transparent Mode Configuration Registers Updated Section 7.2 Transparent Mode Configuration Registers <td></td> <td></td> <td></td>			
11/11/2014       1.3       Updated Section 8 Clock Scheme         07/16/2015       Updated Section 3.1 PCI Express Interface Signals         07/16/2015       1.4       Updated Section 3.1 PCI Express Interface Signals         07/16/2015       1.4       Updated Section 5.1 Physical Layer Circuit         07/16/2015       1.4       Updated Section 6.1 EEPROM Interface         09/07/2015       1.5       Updated Table 9-1 Instruction Register Codes         09/07/2015       1.5       Updated Table 9-3 JTAG Boundary Scan Register Definition         12/23/2015       1.6       Updated Table 11-1 Absolute Maximum Ratings         03/04/2016       1.7       Added Section 3.1 PIN Description         09/05/2017       2-2       Updated Section 3.1 PIN LIST of 129-PIN LQFP         09/05/2017       2-2       Updated Section 7.2 Transparent Mode Configuration Registers         09/05/2017       2-2       Updated Table 11-2 DC Electrical Characteristics         09/05/2017       2-2       Updated Section 11 Power Sequence         09/05/2017       2-2       Updated Section 7.2 Transparent Mode Configuration Registers         09/05/2017       2-2       Updated Section 1.4 Mapping EEPROM Contents to Configuration Registers         09/05/2017       2-2       Updated Section 1.2 Absolute Maximum Ratings         09/05/2017 <td>11/17/2014</td> <td>1.2</td> <td>Updated Section 7.2 Transparent Mode Configuration Registers</td>	11/17/2014	1.2	Updated Section 7.2 Transparent Mode Configuration Registers
07/16/20151.4Updated Section 3.2 Port Configuration Signals Updated Section 5.1 Physical Layer Circuit Updated Section 6.1 EEPROM Interface Updated Section 7.2 Transparent Mode Configuration Registers Updated Section 8 Clock Scheme Updated Table 9-1 Instruction Register Codes Updated Table 9-2 JTAG Device ID Register Updated Table 9-3 JTAG Boundary Scan Register Definition Updated Table 9-3 JTAG Boundary Scan Register Definition Updated Table 9-3 JTAG Device ID Register09/07/20151.5Updated Table 9-3 JTAG Boundary Scan Register Definition Updated Table 9-3 JTAG Boundary Scan Register Definition Updated Table 11-2 DC Electrical Characteristics09/07/20151.5Updated Section 3.1 PIN Description12/23/20151.6Updated Section 1.1 PNOWEr Sequence Updated Section 1.1 PNOWEr Sequence Updated Section 1.1 PNOWEr Sequence Updated Section 1.2 POrt Configuration Signals Updated Section 1.2 Port Configuration Registers Updated Section 1.2 Port Configuration Registers Updated Section 1.2 Absolute Maximum Ratings Updated Section 1.2 Absolute Maximum Ratings Updated Section 12.1 Absolute Maximum Ratings Updated Section 12.4 Operating Ambient Temperature	11/1//2014	1.5	
07/16/20151.4Updated Section 5.1 Physical Layer Circuit Updated Section 6.1 EEPROM Interface Updated Section 7.2 Transparent Mode Configuration Registers Updated Table 9-1 Instruction Register Codes Updated Table 9-1 Instruction Register Codes Updated Table 9-2 JTAG Device ID Register Updated Table 9-2 JTAG Boundary Scan Register Definition Updated Table 9-3 JTAG Boundary Scan Register Definition Updated Table 9-3 JTAG Boundary Scan Register Definition Updated Table 11-2 DC Electrical Characteristics09/07/20151.5Updated Section 3.1 PIN Description12/23/20151.6Updated Section 1.1 Power Sequence Updated Section 1.2 DC Electrical Characteristics03/04/20161.7Added Section 1.1 Power Sequence Updated Section 3.2 Port Configuration Signals Updated Section 3.2 Port Configuration Signals Updated Section 3.1 Physical Layer Circuit Updated Section 3.2 Port Configuration Registers09/05/20172-2Updated Section 1.2 Transparent Mode Configuration Registers Updated Section 1.2 Absolute Maximum Ratings Updated Section 1.2 Transparent Mode Configuration Registers Updated Section 1.2 Transparent Mode Configuration Registers Updated Table 12-2 DC Electrical Characteristics Added Section 12.4 Operating Ambient Temperature			Updated Section 3.1 PCI Express Interface Signals
07/16/20151.4Updated Section 6.1 EEPROM Interface Updated Section 7.2 Transparent Mode Configuration Registers Updated Section 8 Clock Scheme Updated Table 9-1 Instruction Register Codes Updated Table 9-2 JTAG Device ID Register Updated Table 9-3 JTAG Boundary Scan Register Definition Updated Table 11-2 DC Electrical Characteristics09/07/20151.5Updated Table 11-1 Absolute Maximum Ratings Updated the Table 11-1 Absolute Maximum Ratings Updated the Table 11-2 DC Electrical Characteristics03/04/20161.7Added Section 11 Power Sequence Updated Section 1 Power Sequence Updated Section 1 Features Updated Section 5.1 Physical Layer Circuit Updated Section 5.1 Physical Layer Circuit Updated Section 6.1.4 Mapping EEPROM Contents to Configuration Registers Updated Section 1.2.1 Absolute Maximum Ratings Updated Table 12-2 DC Electrical Characteristics09/05/20172-2Updated Section 1.1 Power Sequence Updated Section 1.2.1 Absolute Maximum Ratings Updated Section 1.2.1 Absolute Maximum Ratings 			
07/16/20151.4Updated Section 7.2 Transparent Mode Configuration Registers Updated Section 8 Clock Scheme Updated Table 9-1 Instruction Register Codes Updated Table 9-2 JTAG Device ID Register Updated Table 9-3 JTAG Boundary Scan Register Definition Updated Table 11-2 DC Electrical Characteristics09/07/20151.5Updated Table 11-1 Absolute Maximum Ratings Updated the Table 11-1 Absolute Maximum Ratings Updated the Table 11-2 DC Electrical Characteristics03/04/20161.7Added Section 11 Power Sequence Updated Section 1.1 PIN LIST of 129-PIN LQFP09/05/20172-2Updated Section 5.1 Physical Layer Circuit Updated Section 6.1 A Mapping EEPROM Contents to Configuration Registers Updated Section 1.2.1 Absolute Maximum Ratings Updated Table 12-2 DC Electrical Characteristics09/05/20172-2Updated Section 1.2.1 Absolute Maximum Ratings Updated Table 12-2 DC Electrical Characteristics Added Section 1.2.4 Operating Ambient Temperature			
09/07/2013       1.4       Updated Section 8 Clock Scheme         Updated Table 9-1 Instruction Register Codes       Updated Table 9-2 JTAG Device ID Register         Updated Table 9-2 JTAG Boundary Scan Register Definition       Updated Table 9-2 JTAG Boundary Scan Register Definition         09/07/2015       1.5       Updated Table 11-2 DC Electrical Characteristics         09/07/2015       1.6       Updated Section 3.1 PIN Description         12/23/2015       1.6       Updated Section 11 Power Sequence         03/04/2016       1.7       Added Section 11 Power Sequence         Updated Section 1 Features       Updated Section 3.2 Port Configuration Signals         Updated Section 5.1 Physical Layer Circuit       Updated Section 7.2 Transparent Mode Configuration Registers         09/05/2017       2-2       Updated Section 12.1 Absolute Maximum Ratings         Updated Section 12.4 Operating Ambient Temperature       Layer Circuit			Updated Section 6.1 EEPROM Interface
09/05/20172-2Updated Section 8 Clock Scheme Updated Table 9-1 Instruction Register Codes Updated Table 9-2 JTAG Device ID Register Updated Table 9-3 JTAG Boundary Scan Register Definition Updated Table 9-3 JTAG Boundary Scan Register Definition Updated Table 11-2 DC Electrical Characteristics09/07/20151.5Updated Table 11-1 Absolute Maximum Ratings12/23/20151.6Updated the Table 11-1 Absolute Maximum Ratings Updated the Table 11-2 DC Electrical Characteristics03/04/20161.7Added Section 11 Power Sequence Updated Section 1 Power Sequence Updated Section 1 Features Updated Section 3.2 Port Configuration Signals Updated Section 5.1 Physical Layer Circuit Updated Section 7.2 Transparent Mode Configuration Registers09/05/20172-2Updated Section 12.1 Absolute Maximum Ratings Updated Section 12.4 Operating Ambient Temperature	07/16/2015	14	
Updated Table 9-2 JTAG Device ID RegisterUpdated Table 9-3 JTAG Boundary Scan Register DefinitionUpdated Table 1-2 DC Electrical Characteristics09/07/20151.5Updated Table 11-1 Absolute Maximum Ratings12/23/20151.6Updated the Table 11-1 Absolute Maximum RatingsUpdated the Table 11-1 Absolute Maximum RatingsUpdated the Table 11-1 Absolute Maximum Ratings03/04/20161.7Added Section 11 Power SequenceUpdated Section 1 Power SequenceUpdated Section 1 FeaturesUpdated Section 3.2 Port Configuration SignalsUpdated Section 5.1 Physical Layer CircuitUpdated Section 7.2 Transparent Mode Configuration Registers09/05/20172-22-2Updated Section 12.4 Operating Ambient Temperature	0 // 10/2010		
Updated Table 9-3 JTAG Boundary Scan Register Definition Updated Table 11-2 DC Electrical Characteristics09/07/20151.512/23/20151.612/23/20151.6Updated Section 3.1 PIN Description Updated the Table 11-1 Absolute Maximum Ratings Updated the Table 11-1 Absolute Maximum Ratings Updated the Table 11-2 DC Electrical Characteristics03/04/20161.7Added Section 11 Power Sequence Updated Section 4.1 PIN LIST of 129-PIN LQFP09/05/20172-22-2Updated Section 5.1 Physical Layer Circuit Updated Section 7.2 Transparent Mode Configuration Registers Updated Section 12.1 Absolute Maximum Ratings Updated Table 12-2 DC Electrical Characteristics			
09/07/20151.5Updated Table 11-2 DC Electrical Characteristics09/07/20151.5Updated Table 11-1 Absolute Maximum Ratings12/23/20151.6Updated Section 3.1 PIN Description12/23/20161.6Updated the Table 11-1 Absolute Maximum Ratings Updated the Table 11-2 DC Electrical Characteristics03/04/20161.7Added Section 11 Power Sequence Updated Section 4.1 PIN LIST of 129-PIN LQFP09/05/20172-2Updated Section 5.1 Physical Layer Circuit Updated Section 6.1.4 Mapping EEPROM Contents to Configuration Registers Updated Section 12.1 Absolute Maximum Ratings Updated Table 12-2 DC Electrical Characteristics			
09/07/20151.5Updated Table 11-1 Absolute Maximum Ratings12/23/20151.6Updated Section 3.1 PIN Description12/23/20151.6Updated the Table 11-1 Absolute Maximum Ratings Updated the Table 11-2 DC Electrical Characteristics03/04/20161.7Added Section 11 Power Sequence Updated Section 4.1 PIN LIST of 129-PIN LQFP09/05/20172-2Updated Section 5.1 Physical Layer Circuit Updated Section 7.2 Transparent Mode Configuration Registers Updated Section 12.1 Absolute Maximum Ratings Updated Section 12.1 Absolute Maximum Ratings Updated Section 12.4 Operating Ambient Temperature			
12/23/20151.6Updated Section 3.1 PIN Description Updated the Table 11-1 Absolute Maximum Ratings Updated the Table 11-2 DC Electrical Characteristics03/04/20161.7Added Section 11 Power Sequence Updated Section 4.1 PIN LIST of 129-PIN LQFP09/05/20172-2Updated Section 5.1 Physical Layer Circuit Updated Section 7.2 Transparent Mode Configuration Registers Updated Section 12.1 Absolute Maximum Ratings Updated Section 12.1 Absolute Maximum Ratings Updated Section 12.4 Operating Ambient Temperature	00/07/2015	1.5	
12/23/20151.6Updated the Table 11-1 Absolute Maximum Ratings Updated the Table 11-2 DC Electrical Characteristics03/04/20161.7Added Section 11 Power Sequence Updated Section 4.1 PIN LIST of 129-PIN LQFP09/05/20172-2Updated Section 3.2 Port Configuration Signals Updated Section 5.1 Physical Layer Circuit Updated Section 7.2 Transparent Mode Configuration Registers Updated Section 12.1 Absolute Maximum Ratings Updated Section 12.1 Absolute Maximum Ratings Updated Table 12-2 DC Electrical Characteristics Added Section 12.4 Operating Ambient Temperature	09/07/2015	1.5	
03/04/2016       1.7       Added Section 11 Power Sequence Updated Section 4.1 PIN LIST of 129-PIN LQFP         09/05/2017       2-2       Updated Section 5.1 Physical Layer Circuit Updated Section 7.2 Transparent Mode Configuration Registers Updated Section 12.1 Absolute Maximum Ratings Updated Table 12-2 DC Electrical Characteristics Added Section 12.4 Operating Ambient Temperature	12/22/2015	1.6	
03/04/20161.7Added Section 11 Power Sequence Updated Section 4.1 PIN LIST of 129-PIN LQFP09/05/20172-2Updated Section 1 Features Updated Section 5.1 Physical Layer Circuit Updated Section 6.1.4 Mapping EEPROM Contents to Configuration Registers Updated Section 7.2 Transparent Mode Configuration Registers Updated Section 12.1 Absolute Maximum Ratings Updated Table 12-2 DC Electrical Characteristics Added Section 12.4 Operating Ambient Temperature	12/23/2013	1.0	Updated the Table 11-1 Absolute Maximum Katings
05/04/2016       1.7       Updated Section 4.1 PIN LIST of 129-PIN LQFP         Updated Section 1 Features       Updated Section 3.2 Port Configuration Signals         Updated Section 5.1 Physical Layer Circuit       Updated Section 6.1.4 Mapping EEPROM Contents to Configuration Registers         09/05/2017       2-2       Updated Section 12.1 Absolute Maximum Ratings         Updated Table 12-2 DC Electrical Characteristics       Added Section 12.4 Operating Ambient Temperature			
09/05/20172-2Updated Section 1 Features Updated Section 3.2 Port Configuration Signals Updated Section 5.1 Physical Layer Circuit Updated Section 6.1.4 Mapping EEPROM Contents to Configuration Registers Updated Section 7.2 Transparent Mode Configuration Registers Updated Section 12.1 Absolute Maximum Ratings Updated Table 12-2 DC Electrical Characteristics Added Section 12.4 Operating Ambient Temperature	03/04/2016	1.7	
09/05/20172-2Updated Section 3.2 Port Configuration Signals Updated Section 5.1 Physical Layer Circuit Updated Section 6.1.4 Mapping EEPROM Contents to Configuration Registers Updated Section 7.2 Transparent Mode Configuration Registers Updated Section 12.1 Absolute Maximum Ratings Updated Table 12-2 DC Electrical Characteristics Added Section 12.4 Operating Ambient Temperature			
09/05/20172-2Updated Section 5.1 Physical Layer Circuit Updated Section 6.1.4 Mapping EEPROM Contents to Configuration Registers Updated Section 7.2 Transparent Mode Configuration Registers Updated Section 12.1 Absolute Maximum Ratings Updated Table 12-2 DC Electrical Characteristics Added Section 12.4 Operating Ambient Temperature			
09/05/20172-2Updated Section 6.1.4 Mapping EEPROM Contents to Configuration Registers Updated Section 7.2 Transparent Mode Configuration Registers Updated Section 12.1 Absolute Maximum Ratings Updated Table 12-2 DC Electrical Characteristics Added Section 12.4 Operating Ambient Temperature			
09/05/20172-2Updated Section 7.2 Transparent Mode Configuration Registers Updated Section 12.1 Absolute Maximum Ratings Updated Table 12-2 DC Electrical Characteristics Added Section 12.4 Operating Ambient Temperature			
Updated Section 12.1 Absolute Maximum Ratings Updated Table 12-2 DC Electrical Characteristics Added Section 12.4 Operating Ambient Temperature	0010510015		
Updated Table 12-2 DC Electrical Characteristics Added Section 12.4 Operating Ambient Temperature	09/05/2017	2-2	
Added Section 12.4 Operating Ambient Temperature			
Added Section 12.5 Power Consumption			Added Section 12.5 Power Consumption
Revision numbering system changed to whole number			
Undated Section 5.1 PHYSICAL LAYER CIRCUIT	04/10/2020	2	
	04/10/2020	5	Updated Section 14 Ordering Information





PERICOM<sup>®</sup>

Date	<b>Revision Number</b>	Description	
		Added Figure 13-2 Part Marking	
08/12/2022	4	Updated Section 3.1 PCI EXPRESS INTERFACE SIGNALS Updated Section 7.2.46 SWITCH OPERATION MODE – OFFSET 74h (Downstream Port) Updated Section 7.2.52 XPIP_CSR5 – OFFSET 88h Updated Section 7.2.68 LINK CONTROL REGISTER – OFFSET D0h Updated Section 8 Clock Scheme Added Section 13 Thermal Data	
		Updated Section 15 Ordering Information Updated Section 7.2.53 TL_CSR – OFFSET 8Ch	





# **TABLE OF CONTENTS**

1	FEATURES	
2	GENERAL DESCRIPTION	
3	PIN DESCRIPTION	
	3.1 PCI EXPRESS INTERFACE SIGNALS	13
	3.2 PORT CONFIGURATION SIGNALS	
	3.3 MISCELLANEOUS SIGNALS	
	3.4 JTAG BOUNDARY SCAN SIGNALS	
	3.5 POWER PINS	
4	PIN ASSIGNMENTS	
	4.1 PIN LIST OF 129-PIN LQFP	
5	FUNCTIONAL DESCRIPTION	
	5.1 PHYSICAL LAYER CIRCUIT	
	5.1.1 RECEIVER DETECTION	
	5.1.2 RECEIVER SIGNAL DETECTION	
	5.1.3 RECEIVER EQUALIZATION	
	5.1.4 TRANSMITTER SWING	
	5.1.5 DRIVE AMPLITUDE AND DE-EMPHASIS SETTINGS	
	5.1.6 DRIVE AMPLITUDE	
	5.1.7 DRIVE DE-EMPHASIS	
	5.1.8 TRANSMITTER ELECTRICAL IDLE LATENCY	
	5.2 DATA LINK LAYER (DLL)	
	5.3 TRANSACTION LAYER RECEIVE BLOCK (TLP DECAPSULATION)	
	5.4 ROUTING	
	5.5 TC/VC MAPPING	
	5.6 QUEUE	
	5.6.2 PD	
	5.6.3 NPHD	
	5.6.4 CPLH	
	5.6.5 CPLD	
	5.7 TRANSACTION ORDERING	
	5.8 PORT ARBITRATION	
	5.9 VC ARBITRATION	
	5.10 FLOW CONTROL	
	5.11 TRANSATION LAYER TRANSMIT BLOCK (TLP ENCAPSULATION)	
	5.12 Access Control Service	
6	EEPROM INTERFACE AND SYSTEM MANAGEMENT BUS	
	6.1 EEPROM INTERFACE	
	6.1.1 AUTO MODE EERPOM ACCESS	
	6.1.2 EEPROM MODE AT RESET	
	6.1.3 EEPROM SPACE ADDRESS MAP	
	6.1.4 MAPPING EEPROM CONTENTS TO CONFIGURATION REGISTERS	
	6.2 SMBUS INTERFACE	
7	REGISTER DESCRIPTION	
	7.1 REGISTER TYPES	36
	7.2 TRANSPARENT MODE CONFIGURATION REGISTERS	





7.2.1	VENDOR ID REGISTER – OFFSET 00h	38
7.2.2	DEVICE ID REGISTER – OFFSET 00h	
7.2.3	COMMAND REGISTER – OFFSET 04h	
7.2.4	PRIMARY STATUS REGISTER – OFFSET 04h	
7.2.5	REVISION ID REGISTER – OFFSET 08h	40
7.2.6	CLASS CODE REGISTER – OFFSET 08h	
7.2.7	CACHE LINE REGISTER – OFFSET 0Ch	
7.2.8	PRIMARY LATENCY TIMER REGISTER – OFFSET 0Ch	40
7.2.9	HEADER TYPE REGISTER – OFFSET 0Ch	
7 2 10	PRIMARY BUS NUMBER REGISTER – OFFSET 18h	
7.2.11	SECONDARY BUS NUMBER REGISTER – OFFSET 18h	40
7.2.12	SUBORDINATE BUS NUMBER REGISTER – OFFSET 18h	41
7.2.12	SECONDARY LATENCY TIMER REGISTER – OFFSET 18h	
7.2.13	I/O BASE ADDRESS REGISTER – OFFSET 1Ch	
7.2.15	I/O LIMIT ADDRESS REGISTER – OFFSET 1Ch	
7.2.16	SECONDARY STATUS REGISTER – OFFSET 1Ch	+1 1
7.2.17	MEMORY BASE ADDRESS REGISTER – OFFSET 7C4	+1
7.2.17	MEMORY LIMIT ADDRESS REGISTER – OFFSET 20h	42
7.2.10	PREFETCHABLE MEMORY BASE ADDRESS REGISTER – OFFSET 24h	
7.2.20	PREFETCHABLE MEMORY LIMIT ADDRESS REGISTER – OFFSET 24h	
7.2.21	PREFETCHABLE MEMORY BASE ADDRESS VEOISTER – OFFSET 24n PREFETCHABLE MEMORY BASE ADDRESS UPPER 32-BITS REGISTER – OFFSET 28h	
7.2.21	PREFETCHABLE MEMORY LIMIT ADDRESS UPPER 32-BITS REGISTER – OFFSET 26n	
7.2.22	I/O BASE ADDRESS UPPER 16-BITS REGISTER – OFFSET 20h	
	I/O BASE ADDRESS UPPER 10-BITS REGISTER – OFFSET 30h I/O LIMIT ADDRESS UPPER 16-BITS REGISTER – OFFSET 30h	
7.2.24		
7.2.25	CAPABILITY POINTER REGISTER – OFFSET 34h	
7.2.26	INTERRUPT LINE REGISTER – OFFSET 3Ch	
7.2.27	INTERRUPT PIN REGISTER – OFFSET 3Ch	44
7.2.28	BRIDGE CONTROL REGISTER – OFFSET 3Ch POWER MANAGEMENT CAPABILITY REGISTER – OFFSET 40h	
7.2.29	POWER MANAGEMENT CAPABILITT REGISTER – OFFSET 40n POWER MANAGEMENT DATA REGISTER – OFFSET 44h	
7.2.30 7.2.31	POWER MANAGEMENT DATA REGISTER – OFFSET 44n PPB SUPPORT EXTENSIONS – OFFSET 44h	
7.2.31		
7.2.32	DATA REGISTER – OFFSET 44h MSI CAPABILITY REGISTER – OFFSET 4Ch (Downstream Port Only)	
7.2.33	MESSAGE CONTROL REGISTER – OFFSET 4Ch (Downstream Port Only) MESSAGE CONTROL REGISTER – OFFSET 4Ch (Downstream Port Only)	
7.2.34	MESSAGE CONTROL REGISTER – OFFSET 4Ch (Downstream Port Only) MESSAGE ADDRESS REGISTER – OFFSET 50h (Downstream Port Only)	
7.2.36 7.2.37	MESSAGE UPPER ADDRESS REGISTER – OFFSET 54h (Downstream Port Only) MESSAGE DATA REGISTER – OFFSET 58h (Downstream Port Only)	
7.2.37	VPD CAPABILITY REGISTER – OFFSET 50h (Downstream Port Only)	
7.2.30	VPD CAPABILITT REGISTER – OFFSET 5Ch (Opstream Port Only) VPD DATA REGISTER – OFFSET 60h (Upstream Port Only)	
7.2.39	VENDOR SPECIFIC CAPABILITY REGISTER – OFFSET 64h	
7.2.40	XPIP CSR0 – OFFSET 68h (Test Purpose Only)	
7.2.41	XPIP CSR0 – OFFSET 66h (Test Purpose Only) XPIP CSR1 – OFFSET 6Ch (Test Purpose Only)	
7.2.42	REPLAY TIME-OUT COUNTER – OFFSET 70h	
	ACKNOWLEDGE LATENCY TIMER – OFFSET 70h	
7.2.44 7.2.45		
	SWITCH OPERATION MODE – OFFSET 74h (Upstream Port)	
7.2.46	SWITCH OPERATION MODE – OFFSET 74h (Downstream Port)	
7.2.47	XPIP_CSR2 – OFFSET 78h	
7.2.48	PHY PARAMETER 1 – OFFSET 78h	
7.2.49	PHY PARAMETER 2 – OFFSET 7Ch	
7.2.50	XPIP_CSR3 – OFFSET 80h	
7.2.51	XPIP_CSR4 – OFFSET 84h	
7.2.52	XPIP_CSR5 – OFFSET 88h	
7.2.53	TL_CSR – OFFSET 8Ch	
7.2.54	PHY PARAMETER 3 – OFFSET 90h	
7.2.55	PHY PARAMETER 4 - OFFSET 94h	
7.2.56	OPERATION MODE – OFFSET 98h	33





7.2.57	SSID/SSVID CAPABILITY REGISTER – OFFSET B0h	. 53
7.2.58	SUBSYSTEM ID REGISTER – OFFSET B4h	
7.2.59	GPIO CONTROL REGISTER – OFFSET B8h (Upstream Port Only)	
7.2.60	EEPROM CONTROL REGISTER – OFFSET BCh (Upstream Port Only)	
7.2.61	EEPROM ADDRESS REGISTER – OFFSET BCh (Upstream Port Only)	
7.2.62	EEPROM DATA REGISTER – OFFSET BCh (Upstream Port Only)	
7.2.63	PCI EXPRESS CAPABILITY REGISTER – OFFSET C0h	
7.2.64	DEVICE CAPABILITIES REGISTER – OFFSET C4h	
7.2.65	DEVICE CONTROL REGISTER – OFFSET C8h	
7.2.66	DEVICE STATUS REGISTER – OFFSET C8h	
7.2.67	LINK CAPABILITIES REGISTER – OFFSET CCh	58
7.2.68	LINK CONTROL REGISTER – OFFSET D0h	
7.2.69	LINK STATUS REGISTER – OFFSET D0h	
7.2.70	SLOT CAPABILITIES REGISTER (Downstream Port Only) – OFFSET D4h	
7.2.71	SLOT CONTROL REGISTER (Downstream Port Only) – OFFSET D8h	
7.2.72	SLOT STATUS REGISTER (Downstream Port Only) – OFFSET D8h	62
7.2.73	DEVICE CAPABILITIES REGISTER 2 – OFFSET E4h	
7.2.74	DEVICE CONTROL REGISTER 2 – OFFSET E8h	
7.2.75	DEVIDE STATUS REGISTER 2 – OFFSET E8h	
7.2.76	LINK CAPABILITIES REGISTER 2 – OFFSET ECh	64
7 2 77	LINK CONTROL REGISTER 2 – OFFSET F0h	
7.2.78	LINK STATUS REGISTER 2 – OFFSET F0h	
7.2.79	SLOT CAPABILITIES REGISTER 2 – OFFSET F4h	
7.2.80	SLOT CONTORL REGISTER 2 – OFFSET F8h	
7.2.81	SLOT STATUS REGISTER 2 – OFFSET F8h	
7.2.82	PCI EXPRESS ADVANCED ERROR REPORTING CAPABILITY REGISTER – OFFSET 100h	
7.2.83	UNCORRECTABLE ERROR STATUS REGISTER – OFFSET 104h	
7.2.84	UNCORRECTABLE ERROR MASK REGISTER – OFFSET 108h	
7.2.85	UNCORRECTABLE ERROR SEVERITY REGISTER – OFFSET 10Ch	
7.2.86	CORRECTABLE ERROR STATUS REGISTER – OFFSET 110 h	
7.2.87	CORRECTABLE ERROR MASK REGISTER – OFFSET 114 h	
7.2.88	ADVANCE ERROR CAPABILITIES AND CONTROL REGISTER – OFFSET 118h	
7.2.89	HEADER LOG REGISTER – OFFSET From 11Ch to 128h	
7.2.90	PCI EXPRESS VIRTUAL CHANNEL CAPABILITY REGISTER – OFFSET 140h	
7.2.91	PORT VC CAPABILITY REGISTER 1 – OFFSET 144h	
7.2.92	PORT VC CAPABILITY REGISTER 2 – OFFSET 148h	
7.2.93	PORT VC CONTROL REGISTER – OFFSET 14Ch	
7 2 94	PORT VC STATUS REGISTER – OFFSET 14Ch	
7.2.95	VC RESOURCE CAPABILITY REGISTER (0) – OFFSET 150h	
7.2.96	VC RESOURCE CONTROL REGISTER (0) – OFFSET 154h	
7.2.97	VC RESOURCE STATUS REGISTER (0) – OFFSET 158h	
7.2.98	VC RESOURCE CAPABILITY REGISTER (1) – OFFSET 15Ch	
7.2.99	VC RESOURCE CONTROL REGISTER (1) – OFFSET 160h	
7.2.100	VC RESOURCE STATUS REGISTER (1) – OFFSET 164h	
7.2.100	VC ARBITRATION TABLE REGISTER – OFFSET 170h	
7.2.101	PORT ARBITRATION TABLE REGISTER (0) and (1) – OFFSET 180h and 1C0h	
7.2.102	PCI EXPRESS POWER BUDGETING CAPABILITY REGISTER – OFFSET 20Ch	
7.2.103	DATA SELECT REGISTER – OFFSET 210h	
7.2.104	POWER BUDGETING DATA REGISTER – OFFSET 214h	
7.2.105	POWER BUDGET CAPABILITY REGISTER – OFFSET 218h	
7.2.100	ACS EXTENDED CAPABILITY HEADER – OFFSET 220h (Downstream Port Only)	
7.2.107	ACS EXTENDED CAFABILITT HEADER – OFFSET 220h (Downstream Fort Only)	
7.2.108	75	/ J
7.2.110	EGRESS CONTROL VECTOR – OFFSET 228h (Downstream Port Only)	76
7.2.110	LTR EXTENDED CAPABILITY HEADER – OFFSET 230h (Upstream Port Only)	
7.2.111	MAX SNOOP LATENCY REGISTER – OFFSET 230h (Upstream Port Only)	
1.2.112	MAA SNOOT LATENCI REGISTER – OFFSET 254n (Upstream Fort Only)	70





INCOF	R P O R A T E D	PI7C9X2G304SL
7.2.	113 MAX NO-SNOOP LATENCY REGISTER – OFFSET 234h (Upstream Port Or	nly)
8 CL	OCK SCHEME	
9 IEE	E 1149.1 COMPATIBLE JTAG CONTROLLER	
9.1	INSTRUCTION REGISTER	
9.2	BYPASS REGISTER	
9.3	DEVICE ID REGISTER	
9.4	BOUNDARY SCAN REGISTER	
9.5	JTAG BOUNDARY SCAN REGISTER ORDER	
10 PO	WER MANAGEMENT	
11 PO	WER SEQUENCE	
12 ELI	ECTRICAL AND TIMING SPECIFICATIONS	
12.1	ABSOLUTE MAXIMUM RATINGS	
12.2	DC SPECIFICATIONS	
12.3	AC SPECIFICATIONS	
12.4	OPERATING AMBIENT TEMPERATURE	
12.5	POWER CONSUMPTION	
13 TH	ERMAL DATA	

15	ORDERING INFORMATION	89





# **TABLE OF FIGURES**

FIGURE 5-1 DRIVER OUTPUT WAVEFORM	. 20
FIGURE 6-1 SMBUS ARCHITECTURE IMPLEMENTATION ON PI7C9X2G304SL	. 35
FIGURE 11-1 INITIAL POWER-UP SEQUENCE	. 83
FIGURE 14-1 PACKAGE OUTLINE DRAWING	. 88
FIGURE 14-2 PART MARKING	. 88
FIGURE 14-1 PACKAGE OUTLINE DRAWING	. 88

# LIST OF TABLES

TABLE 5-1 RECEIVER DETECTION THRESHOLD SETTINGS	. 18
Table 5-2 Receiver Signal Detect Threshold	. 19
TABLE 5-3 RECEIVER EQUALIZATION SETTINGS	. 19
TABLE 5-4 TRANSMITTER SWING SETTINGS	. 19
Table 5-5 Drive Amplitude Base Level Registers	. 20
Table 5-6 Drive Amplitude Base Level Settings	. 20
TABLE 5-7 DRIVE DE-EMPHASIS BASE LEVEL REGISTER	. 21
TABLE 5-8 DRIVE DE-EMPHASIS BASE LEVEL SETTINGS	. 21
TABLE 5-9 SUMMARY OF PCI EXPRESS ORDERING RULES	. 23
TABLE 6-1 SMBUS ADDRESS PIN CONFIGURATION	. 35
TABLE 7-1 REGISTER ARRAY LAYOUT FOR VC ARBITRATION	. 73
TABLE 7-2 TABLE ENTRY SIZE IN 4 BITS	
TABLE 8-1 AC SWITCHING AND DC ELECTRICAL CHARACTERISTICS FOR REFCLKI_P/N AND REFCLKO_P/N[2:0]	. 77
TABLE 8-2 AC SWITCHING AND DC ELECTRICAL CHARACTERISTICS FOR REFCLKP/N	. 77
TABLE 9-1 INSTRUCTION REGISTER CODES	
TABLE 9-2 JTAG DEVICE ID REGISTER	
TABLE 9-3 JTAG BOUNDARY SCAN REGISTER DEFINITION	. 80
TABLE 12-1 ABSOLUTE MAXIMUM RATINGS	
TABLE 12-2 DC ELECTRICAL CHARACTERISTICS	
TABLE 12-3 PCI EXPRESS INTERFACE - DIFFERENTIAL TRANSMITTER (TX) OUTPUT (5.0 GBPS) CHARACTERISTICS	. 84
TABLE 12-4 PCI EXPRESS INTERFACE - DIFFERENTIAL TRANSMITTER (TX) OUTPUT (2.5 GBPS) CHARACTERISTICS	. 85
TABLE 12-5 PCI EXPRESS INTERFACE - DIFFERENTIAL RECEIVER (RX) INPUT (5.0 GBPS) CHARACTERISTICS	. 85
TABLE 12-6 PCI EXPRESS INTERFACE - DIFFERENTIAL RECEIVER (RX) INPUT (2.5 GBPS) CHARACTERISTICS	. 86
TABLE 12-7 OPERATING AMBIENT TEMPERATURE	. 86
TABLE 12-8 POWER CONSUMPTION	. 86
TABLE 13-1 THERMAL DATA	. 87



A Product Line of Diodes Incorporated



# **1** FEATURES

- 4-lane PCI Express<sup>®</sup> Gen 2 Switch with 3 PCI Express ports
- Supports "Cut-through" (Default) as well as "Store and Forward" mode for packet switching
- Peer-to-peer switching between any two downstream ports
- 150 ns typical latency for packet routed through Switch without blocking
- Integrated reference clock for downstream ports
- Strapped pins configurable with optional EEPROM or SMBus
- SMBus interface support
- Compliant with System Management (SM) Bus, Version 1.0
- Compliant with PCI Express Base Specification Revision 2.1
- Compliant with PCI Express CEM Specification Revision 2.0
- Compliant with PCI-to-PCI Bridge Architecture Specification Revision 1.2
- Compliant with Advanced Configuration Power Interface (ACPI) Specification
- Reliability, Availability and Serviceability
  - Supports Data Poisoning and End-to-End CRC
  - Advanced Error Reporting and Logging
  - IEEE 1149.1 JTAG interface support
- Advanced Power Saving
  - Empty downstream ports are set to idle state to minimize power consumption
- Link Power Management
  - Supports L0, L0s, L1, L2, L2/L3<sub>Ready</sub> and L3 link power states
  - Active state power management for L0s and L1 states
- Device State Power Management
  - Supports D0, D3<sub>Hot</sub> and D3<sub>Cold</sub> device power states
  - 3.3V Aux Power support in D3<sub>Cold</sub> power state
- Port Arbitration: Round Robin (RR), Weighted RR and Time-based Weighted RR
- Extended Virtual Channel capability
  - Two Virtual Channels (VC) and Eight Traffic Class (TC) support
  - Disabled VCs' buffer is assigned to enabled VCs for resource sharing
  - Independent TC/VC mapping for each port
  - Provides VC arbitration selections: Strict Priority, Round Robin (RR) and Programmable Weighted RR
- Supports Isochronous Traffic
  - Isochronous traffic class mapped to VC1 only
  - Strict time based credit policing
- Supports up to 512-byte maximum payload size
- Programmable driver current and de-emphasis level at each individual port
- Support Access Control Service (ACS) for peer-to-peer traffic
- Support Address Translation (AT) packet for SR-IOV application
- Support OBFF and LTR
- Low Power Dissipation: 650 mW typical in L0 normal mode
- Industrial Temperature Range -40° to 85°C
- Totally Lead-Free & Fully RoHS Compliant (Notes 1 & 2)
- Halogen and Antimony Free. "Green" Device (Note 3)
- An automotive-compliant part is available under separate datasheet (The DIODES™ PI7C9X2G304SLQ)
- 128-pin LQFP 14mm x 14mm package

Notes:

<sup>1.</sup> No purposely added lead. Fully EU Directive 2002/95/EC (RoHS), 2011/65/EU (RoHS 2) & 2015/863/EU (RoHS 3) compliant.

See <u>https://www.diodes.com/quality/lead-free/</u> for more information about Diodes Incorporated's definitions of Halogen- and Antimony-free, "Green" and Lead-free.
 Halogen- and Antimony-free "Green" products are defined as those which contain <900ppm bromine, <900ppm chlorine (<1500ppm total Br + Cl) and <1000ppm antimony compounds.</li>

The Diodes logo is a registered trademark of Diodes Incorporated in the United States and other countries.

DIODES is a trademark of Diodes Incorporated in the United States and other countries.

PCI Express® and PCIe® are trademarks or registered trademarks and/or service marks of PCI-SIG Corporation.





# **2** GENERAL DESCRIPTION

Similar to the role of PCI/PCIX Bridge in PCI/PCIX bus architecture, the function of PCI Express (PCIE) Switch is to expand the connectivity to allow more end devices to be reached by host controllers in PCIE serial interconnect architecture. The 4-lane PCIe Switch is in 3-port type configuration. It provides users the flexibility to expand or fanout the PCI Express lanes based on their application needs.

In the PCI Express Architecture, the PCIE Switch forwards posted and non-posted requests, and completion packets in either downstream or upstream direction concurrently as if a virtual PCI Bridge is in operation on each port. By visualizing the port as a virtual Bridge, the Switch can be logically viewed as two-level cascaded multiple virtual PCI-to-PCI Bridges, where one upstream-port Bridge sits on all downstream-port Bridges. Similar to a PCI Bridge during enumeration, each port is given a unique bus number, device number, and function number by the initiating software. The bus number, device number, and function number are combined to form a destination ID for each specific port. In addition to that, the memory-map and IO address ranges are exclusively allocated to each port as well. After the software enumeration is finished, the packets are routed to the dedicated port based on the embedded address or destination ID. To ensure the packet integrity during forwarding, the Switch is not allowed to split the packets to multiple small packets or merge the received packets into a large transmit packet. Also, the IDs of the requesters and completers are kept unchanged along the path between ingress and egress port.

The Switch employs the architecture of Combined Input and Output Queue (CIOQ) in implementation. The main reason for choosing CIOQ is that the required memory bandwidth of input queue equals to the bandwidth of ingress port rather than increasing proportionally with port numbers as an output queue Switch does. The CIOQ at each ingress port contains separate dedicated queues to store packets. The packets are arbitrated to the egress port based on the PCIe transaction-ordering rule. For the packets without ordering information, they are permitted to pass over each other in case that the addressed egress port is available to accept them. As to the packets required to follow the ordering rule, the Head-Of-Line (HOL) issue becomes unavoidable for packets destined to different egress ports since the operation of producer-consumer model has to be retained; otherwise the system might occur hang-up problem. On the other hand, the Switch places replay buffer at each egress port to defer the packets before sending it out. This can assure the maximum throughput being achieved and therefore the Switch works efficiently. Another advantage of implementing CIOQ in PCIe Switch is that the credit announcement to the counterpart is simplified and streamlined because of the credit-based flow control protocol. The protocol requires that each ingress port maintains the credits independently without checking other ports' credit availability, which is otherwise required by pure output queue architecture.

The Switch supports two virtual channels (VC0, VC1) and eight traffic classes (TC0  $\sim$  TC7) at each port. The ingress port independently assigns packets into the preferred virtual channel while the egress port outputs the packet based on the predefined port and VC arbitration algorithm. For instance, the isochronous packet is given a special traffic class number other than TC0 and mapped into VC1 accordingly. By employing the strict time based credit policy for port arbitration and assigning higher priority to VC1 than VC0, the Switch can therefore guarantee the time-sensitive packet is not blocked by regular traffic to assure the quality of service. In addition, some data-centric applications only carry TC0/VC0 traffic. As a result, there are no packets that would consume VC1 bandwidth. In order to improve the efficiency of buffer usage, the unused VC1 queues can be reassigned to VC0 and enable each of the ingress ports to handle more data traffic bursts. This virtual channel resource relocation feature enhances the performance of the PCIe Switch further.

The Switch provides the advanced feature of Access Control Service (ACS). This feature regulates which components are allowed to communicate with each other within the PCIe multiple-point fabric, and allows the system to have more control over packet routing in the Switch. As a result, peer-to-peer traffic can be facilitated more accurately and efficiently. When the system also implements Address Translation Service (ATS), the peer-to-peer requests with translated address can be routed directly by enabling the corresponding option in ACS to avoid possible performance bottleneck associated with re-direction, which introduces extra latency and may increase link and RC congestion.

The built-in Integrated Reference Clock Buffer of the PCI Express Switch supports three reference clock outputs. The clock buffer is from a single 100MHz clock input, and distributes the clock source to three outputs, which can be used





by the downstream PCI Express end devices. The clock buffer feature can be enabled and disabled by strapping pin setting.





# **3 PIN DESCRIPTION**

### 3.1 PCI EXPRESS INTERFACE SIGNALS

NAME	PIN	TYPE	DESCRIPTION		
REFCLKP REFCLKN	110, 111	I	<b>Reference Clock Input Pair:</b> Connect to 100MHz differential clock when integrated reference clock buffer is disabled (CLKBUF_PD=1), or connect to one of the Integrated Reference Clock Output Pairs (REFCLKO_P and REFCLKO_N) of this Switch when integrated reference clock buffer is enabled (CLKBUF_PD=0).		
			The input clock signals must be delivered to the clock buffer cell through an AC- coupled interface so that only the AC information of the clock is received, converted, and buffered. It is recommended that a 0.1uF be used in the AC- coupling.		
PERP [3:0]	122, 102, 97, 128	Ι	PCI Express Data Serial Input Pairs: Differential data receive signals in four ports.		
PERN [3:0]	121, 103, 98, 127	Ι	Port 0 (Upstream Port) Lane 0 is PERP[0] and PERN[0] Port 0 (Upstream Port) Lane 1 is PERP[3] and PERN[3] Port 1 (Downstream Port) is PERP[1] and PERN[1] Port 2 (Downstream Port) is PERP[2] and PERN[2]		
PETP [3:0]	118, 106, 100, 124	0	PCI Express Data Serial Output Pairs: Differential data transmit signals in four ports.		
PETN [3:0]	117, 107, 101, 123	0	Port 0 (Upstream Port) Lane 0 is PETP[0] and PETN[0] Port 0 (Upstream Port) Lane 1 is PETP[3] and PETN[3] Port 1 (Downstream Port) is PETP[1] and PETN[1] Port 2 (Downstream Port) is PETP[2] and PETN[2]		
PERST_L	10	Ι	Please refer to Table 12-2 for PREST_L spec.		
DWNRST_L[2:1]	6, 5	0	<b>Downstream Device Reset (Active LOW):</b> DWNRST_L provides a reset signal to the devices connected to the downstream ports of the switch. The signal is active when either PERST_L is asserted or the device is just plugged into the switch. DWNRST_L [x] corresponds to Portx, where x= 1,2.		
REXT	116	Ι	<b>External Reference Resistor:</b> Connect an external resistor (1.43K Ohm +/- 1%) to REXT_GND to provide a reference to both the bias currents and impedance calibration circuitry.		
REXT_GND	115	Ι	External Reference Resistor Ground: Connect to an external resistor to REXT.		
REFCLKI_P, REFCLKI_N	74, 73	Ι	<b>Integrated Reference Clock Input Pair:</b> Connect to external 100MHz differential clock for the integrated reference clock buffer.		
REFCLKO_P[2:0]	78, 81, 85	0	Integrated Reference Clock Output Pairs: 100MHz external differential HCSL		
REFCLKO_N[2:0]	77, 80, 83	0	clock outputs for the integrated reference clock buffer.		
IREF	86	Ι	<b>Differential Reference Clock Output Current Resistor:</b> External resistor (475 Ohm +/- 1%) connection to set the differential reference clock output current.		
CLKBUF_PD	60	Ι	<b>Reference Clock Output Pairs Power Down:</b> When CLKBUF_PD is asserted high, the integrated reference clock buffer and Reference Clock Outputs are disabled. When it is asserted low, the integrated reference clock buffer and Reference Clock Outputs are enabled. This pin has internal pull-down. If no board trace is connected to this pin, the internal pull-down resistor of this pin is enough. However, if pin is connected to a board trace and not driven, it is recommended that an external 330-ohm pull-down resistor be used.		





## 3.2 PORT CONFIGURATION SIGNALS

NAME	PIN	ТҮРЕ	DESCRIPTION
VC1_EN	18	Ι	<b>Virtual Channel 1 Resource Sharing Enable:</b> The chip provides the capability to support virtual channel 1 (VC1), in addition to the standard virtual channel 0. When this pin is asserted high, Virtual Channel 1 is enabled, and virtual channel resource sharing is not available. When it is asserted low, the chip would allocate the additional VC1 resource to VC0, and VC1 capability is disabled. This pin has internal pull-down resistor. If no board trace is connected to this pin, the internal pull-down resistor of this pin is enough. However, if pin is connected to a board trace and not driven, it is recommended that an external 330-ohm pull-down resistor be used.
RXPOLINV_DIS	24	Ι	<b>Rx Polarity Inversion Disable:</b> When RXPOLINV_DIS is asserted high, it indicates to disable Rx Polarity Inversion detection function. Otherwise, it indicates to enable Rx Polarity Inversion detection function. This pin has internal pull-down resistor. If no board trace is connected to this pin, the internal pull-down resistor of this pin is enough. However, if pin is connected to a board trace and not driven, it is recommended that an external 330-ohm pull-down resistor be used.
PL_512B	53	I	<b>Max. Payload Size 512B:</b> When PL_512B is asserted high, it indicates the max. payload size capability is 512B. Otherwise, it indicates the max. Payload size is 256B. This pin has internal pull-down resistor. If no board trace is connected to this pin, the internal pull-down resistor of this pin is enough. However, if pin is connected to a board trace and not driven, it is recommended that an external 330-ohm pull-down resistor be used.
PRSNT[2:1]	20, 19	Ι	<b>Present:</b> When PRSNT is asserted low, it indicates that the device is present in the slot of downstream port. Otherwise, it indicates the absence of the device. PRSNT[x] is correspondent to Port x, where x=1,2. These pins have internal pull-down resistors.
SLOTCLK	33	Ι	<b>Slot Clock Configuration:</b> It determines if the downstream component uses the same physical reference clock that the platform provides on the connector. When SLOTCLK is high, the platform reference clock is employed. By default, all downstream ports use the same physical reference clock provided by platform. This pin has internal pull-down resistor. If no board trace is connected to this pin, the internal pull-down resistor of this pin is enough. However, if pin is connected to a board trace and not driven, it is recommended that an external 330-ohm pull-down resistor be used.
SLOT_IMP[2:1]	46, 45	Ι	<b>Slot Implemented:</b> These signals are asserted to indicate that the downstream ports are connected to slots. SLOT_IMP[x] corresponds to Portx, where $x = 1,2$ . When SLOT_IMP[x] is asserted, the Portx is connected to slot. These pins have internal pull-down resistors. If no board trace is connected to these pins, the internal pull-down resistors of these pins are enough. However, if pins are connected to a board trace and not driven, it is recommended that external 330-ohm pull-down resistors be used.
PORTSTATUS[2:0]	69, 68, 67	0	<ul><li>Port Status: These signals indicate the status of each port. Please connect to pin header for debug used.</li><li>PORTSTATUS[x] is correspondent to Port x, where x=0, 1, 2.</li></ul>

#### 3.3 MISCELLANEOUS SIGNALS

NAME	PIN	TYPE	DESCRIPTION	
EECLK	70	0	EEPROM Clock: Clock signal to the EEPROM interface.	
EEPD	71	I/O	<b>EEPROM Data:</b> Bi-directional serial data interface to and from the EEPROM. The pin is set to '1' by default.	
SMBCLK	26	Ι	<b>SM Bus Clock:</b> System management Bus Clock. This pin requires an external 5.1K-ohm pull-up resistor.	
SMBDATA	27	I/O	<b>SM Bus Data:</b> Bi-Directional System Management Bus Data. This pin requires an external 5.1K-ohm pull-up resistor.	
SCAN_EN	72	I/O	<b>Full-Scan Enable Control:</b> For normal operation, SCAN_EN is an output with a value of "0". SCAN_EN becomes an input during manufacturing testing.	





NAME	PIN	TYPE	DESCRIPTION	
GPIO[7:0]	44, 43, 42, 39, 38, 37, 35, 36	I/O	<ul> <li>General Purpose Input and Output: These eight general-purpose pins are programmed as either input-only or bi-directional pins by writing the GPIO output enable control register.</li> <li>When SMBus is implemented, GPIO[7:5] act as the SMBus address pins, which set Bit 2 to 0 of the SMBus address.</li> <li>Debug Mode Selection: In debug mode, GPIO[4:0] are used for Debug Mode Selection.</li> </ul>	
PWR_SAV	28	Ι	<b>Power Saving Mode:</b> PWR_SAV is a strapping pin. When this pin is pulled high when system is reset, the Power Saving Mode is enabled. When this pin is pulled low when system is reset, the Power Saving Mode is disabled. When this pin is pulled low, it should be tied to ground through a 330-ohm pull-down resistor. When this pin is pulled high, a 5.1K-ohm pull-up resistor should be used.	
TEST3 TEST5 TEST6	17 25 51	Ι	<b>Test3/5/6:</b> These pins are for internal test purpose. Test3, Test5 and Test6 should be tied to ground through a 330-ohm pull-down resistor.	
TEST4	22	Ι	<b>Test4:</b> The pin is for internal test purpose. It should be tied to ground through a 330-ohm pull-down resistor for normal operation. <b>Port Status Output Enable:</b> In debug mode, it is used to enable PortStatus output.	
TEST1	9	Ι	<ul><li>Test1: The pin is for internal test purpose. It should be tied to 3.3V through a 5.1K-ohm pull-up resistor for normal operation.</li><li>Debug Mode Enable: In debug mode, it need be tired to low through a 330-ohm pull-down resistor.</li></ul>	
TEST2	16	Ι	<b>Test2:</b> The pin is for internal test purpose. Test2 should be tied to 3.3V through a 5.1K-ohm pull-up resistor.	
NC	7, 21, 47, 48, 52, 54, 57, 58, 59, 75, 76, 114		Not Connected: These pins can be just left open.	

## 3.4 JTAG BOUNDARY SCAN SIGNALS

NAME	PIN	TYPE	DESCRIPTION
ТСК	89	Ι	<b>Test Clock:</b> Used to clock state information and data into and out of the chip during boundary scan. When JTAG boundary scan function is not implemented, this pin should be left open (NC).
TMS	92	I	<b>Test Mode Select:</b> Used to control the state of the Test Access Port controller. When JTAG boundary scan function is not implemented, this pin should be pulled low through a 330-Ohm pull-down resistor.
TDO	88	О	<b>Test Data Output:</b> Used (in conjunction with TCK) to shift data out of the Test Access Port (TAP) in a serial bit stream. When JTAG boundary scan function is not implemented, this pin should be left open (NC).
TDI	93	Ι	<b>Test Data Input:</b> Used (in conjunction with TCK) to shift data and instructions into the TAP in a serial bit stream. When JTAG boundary scan function is not implemented, this pin should be left open (NC).
TRST_L	94	Ι	<b>Test Reset (Active LOW):</b> Active LOW signal to reset the TAP controller into an initialized state. When JTAG boundary scan function is not implemented, this pin should be pulled low through a 330-Ohm pull-down resistor.

## 3.5 POWER PINS

NAME	PIN	TYPE	DESCRIPTION
VDDC	3, 23, 29, 31, 40, 55, 62, 65, 91	Р	<b>VDDC Supply (1.0V):</b> Used as digital core power pins.
VDDR	1, 8, 49, 64, 96	Р	<b>VDDR Supply (3.3V):</b> Used as digital I/O power pins.
CVDDR	79, 82, 84	Р	VDDR Supply (3.3V): Used as reference clock power pins.
VDDCAUX	13, 14	Р	VDDCAUX Supply (1.0V): Used as auxiliary core power pins.





NAME	PIN	TYPE	DESCRIPTION
VAUX	15	Р	VAUX Supply (3.3V): Used as auxiliary I/O power pins.
AVDD	99, 105, 108, 119, 125	Р	AVDD Supply (1.0V): Used as PCI Express analog power pins.
AVDDH	113	Р	AVDDH Supply (3.3V): Used as PCI Express analog high voltage power pins.
CGND	109, 112	Р	Ground: Used as reference clock ground pins.
VSS	$\begin{array}{cccccccccccccccccccccccccccccccccccc$	Р	VSS Ground: Used as ground pins.





## **4 PIN ASSIGNMENTS**

### 4.1 PIN LIST of 129-PIN LQFP

PIN	NAME	PIN	NAME	PIN	NAME	PIN	NAME
1	VDDR	33	SLOTCLK	65	VDDC	97	PERP[1]
2	VSS	34	VSS	66	VSS	98	PERN[1]
3	VDDC	35	GPIO[1]	67	PORTSTATUS[0]	99	AVDD
4	VSS	36	GPIO[0]	68	PORTSTATUS[1]	100	PETP[1]
5	DWNRST_L[1]	37	GPIO[2]	69	PORTSTATUS[2]	101	PETN[1]
6	DWNRST_L[2]	38	GPIO[3]	70	EECLK	102	PERP[2]
7	NC	39	GPIO[4]	71	EEPD	103	PERN[2]
8	VDDR	40	VDDC	72	SCAN_EN	104	VSS
9	TEST1	41	VSS	73	REFCLKI_N	105	AVDD
10	PERST_L	42	GPIO[5]	74	REFCLKI_P	106	PETP[2]
11	VSS	43	GPIO[6]	75	NC	107	PETN[2]
12	VSS	44	GPIO[7]	76	NC	108	AVDD
13	VDDCAUX	45	SLOT IMP[1]	77	REFCLKO N[2]	109	CGND
14	VDDCAUX	46	SLOT_IMP[2]	78	REFCLKO_P[2]	110	REFCLKP
15	VAUX	47	NC	79	CVDDR	111	REFCLKN
16	TEST2	48	NC	80	REFCLKO_N[1]	112	CGND
17	TEST3	49	VDDR	81	REFCLKO_P[1]	113	AVDDH
18	VC1_EN	50	VSS	82	CVDDR	114	NC
19	PRSNT[1]	51	TEST6	83	REFCLKO_N[0]	115	REXT_GND
20	PRSNT[2]	52	NC	84	CVDDR	116	REXT
21	NC	53	PL_512B	85	REFCLKO_P[0]	117	PETN[3]
22	TEST4	54	NC	86	IREF	118	PETP[3]
23	VDDC	55	VDDC	87	VSS	119	AVDD
24	RXPOLINV_DIS	56	VSS	88	TDO	120	VSS
25	TEST5	57	NC	89	TCK	121	PERN[3]
26	SMBCLK	58	NC	90	VSS	122	PERP[3]
27	SMBDATA	59	NC	91	VDDC	123	PETN[0]
28	PWR_SAV	60	CLKBUF_PD	92	TMS	124	PETP[0]
29	VDDC	61	VSS	93	TDI	125	AVDD
30	VSS	62	VDDC	94	TRST_L	126	VSS
31	VDDC	63	VSS	95	VSS	127	PERN[0]
32	VSS	64	VDDR	96	VDDR	128	PERP[0]
129	E PAD				·		





# 5 FUNCTIONAL DESCRIPTION

Multiple virtual PCI-to-PCI Bridges (VPPB), connected by a virtual PCI bus, reside in the Switch. Each VPPB contains the complete PCIe architecture layers that consist of the physical, data link, and transaction layer. The packets entering the Switch via one of VPPBs are first converted from serial bit-stream into parallel bus signals in physical layer, stripped off the link-related header by data link layer, and then relayed up to the transaction layer to extract out the transaction header. According to the address or ID embedded in the transaction header, the entire transaction packets are forwarded to the destination VPPB for formatting as a serial-type PCIe packet through the transmit circuits in the data link layer and physical layer. The following sections describe these function elements for processing PCIe packets within the Switch.

### 5.1 PHYSICAL LAYER CIRCUIT

The physical layer circuit design is based on the PHY Interface for PCI Express Architecture (PIPE). It contains Physical Media Attachment (PMA) and Physical Coding Sub-layer (PCS) blocks. PMA includes Serializer/Deserializer (SERDES), PLL<sup>1</sup>, Clock Recovery module, receiver detection circuits, beacon transmitter, electrical idle detector, and input/output buffers. PCS consists of framer, 8B/10B encoder/decoder, receiver elastic buffer, and PIPE PHY control/status circuitries. To provide the flexibility for port configuration, each lane has its own control and status signals for MAC to access individually. The main functions of physical layer circuits include the conversion between serial-link and parallel bus, provision of clock source for the Switch, resolving clock difference in receiver end, and detection of physical layer errors.

In order to meet the needs of different application, the drive amplitude, de-emphasis and equalization of each transmitting channels can be adjusted using EEPROM individually. De-emphasis of -3.5db is implemented by the transmitters when full swing signaling is used, while an offset can be individually applied to each channel.

#### 5.1.1 RECEIVER DETECTION

The physical layer circuits implement receiver detection, which detects the presence of an attached 50 ohm to ground termination as per PCI Express Specification. The detect circuits determine if the voltage levels of the receiver have crossed the internal threshold after a configurable time determined by the Receiver Detection Threshold field in the PHY Parameter 2 Register (offset 7Ch, bit[6:4]), which can be configured by EEPROM or SMBUS settings.

Receiver Detection Threshold	Threshold
000	1.0 us
001	2.0 us
010	4.0 us (Recommended)
011	5.0 us
100	10 us
101	20 us
110	40 us
111	50 us

#### Table 5-1 Receiver Detection Threshold Settings

<sup>&</sup>lt;sup>1</sup> Multiple lanes could share the PLL.





#### 5.1.2 RECEIVER SIGNAL DETECTION

Receiver signal idling is detected with levels above a programmable threshold specified by Receiver Signal Detect field in the PHY Parameter 2 Register (Offset 7Ch, bit[21:20]), which can be configured on a per-port basis via EEPROM or SMBUS settings.

#### Table 5-2 Receiver Signal Detect Threshold

Receiver Signal Detect	Min (mV ppd)	Max (mV ppd)
00	50	80
01 (Recommended)	65	175
10	75	200
11	120	240

## 5.1.3 RECEIVER EQUALIZATION

The receiver implements programmable equalizer via the Receiver Equalization field in the PHY Parameter 2 Register (Offset 7Ch, bit[25:22]), which can be configured on a per-port basis via EEPROM or SMBUS settings.

#### **Table 5-3 Receiver Equalization Settings**

Receiver Equalization	Equalization
0000	Off
0010	Low
0110 (Recommended)	Medium
1110	High

#### 5.1.4 TRANSMITTER SWING

The PCI Express transmitters support implementations of both full voltage swing and half (low) voltage swing. In full swing signaling mode, the transmitters implement de-emphasis, while in half swing mode, the transmitters do not. The Transmitter Swing field in the PHY Parameter 2 Register (offset 7Ch, Bit[30]) is used for the selection of full swing signaling or half swing signaling, which can be configured on a per-port basis via EEPROM or SMBUS settings.

#### Table 5-4 Transmitter Swing Settings

Transmitter Swing	Mode	De-emphasis
0	Full Voltage Swing	Implemented
1	Half Voltage Swing	Not implemented

#### 5.1.5 DRIVE AMPLITUDE AND DE-EMPHASIS SETTINGS

Depending on the operation condition (voltage swing and de-emphasis condition), one of the Drive Amplitude Base Level fields in the Switch Operation Mode Register (offset 74h) and one of the Drive De-Emphasis Base Level fields in the PHY Parameter 1 Register (offset 7Ah) are active for configuration of the amplitude and de-emphasis.

The final drive amplitude and drive de-emphasis are the summation of the base level value and the offset value. The offset value for drive amplitude is 25 mV pd, and 6.25 mV pd for drive de-emphasis.

The driver output waveform is the synthesis of amplitude and de-emphasis. The driver amplitude without de-emphasis is specified as a peak differential voltage level (mVpd), and the driver de-emphasis modifies the driver amplitude.








Figure 5-1 Driver Output Waveform

### 5.1.6 DRIVE AMPLITUDE

Only one of the Drive Amplitude Level field in the Switch Operation Mode Register (offset 74h, bit[20:16], bit[25:21] and bit[30:26]) is active depending on the de-emphasis and swing condition. The settings and the corresponding values of the amplitude level, which can be configured by EEPROM or SMBUS settings.

Table 5-5 Drive Amplitude Base Level Registers
--

Register	<b>De-Emphasis Condition</b>	Swing Condition
C_DRV_LVL_3P5_NOM	-3.5 db	Full
C_DRV_LVL_6P0_NOM	-6.0 db	Full
C_DRV_LVL_HALF_NOM	N/A	Half

Setting	Amplitude (mV pd)	Setting	Amplitude (mV pd)	Setting	Amplitude (mV pd)
00000	0	00111	175	01110	350
00001	25	01000	200	01111	375
00010	50	01001	225	10000	400
00011	75	01010	250	10001	425
00100	100	01011	275	10010	450
00101	125	01100	300	10011	475
00110	150	01101	325	Others	Reserved

Note:

1. Nominal levels. Actual levels will vary with temperature, voltage and board effects.

2. The maximum nominal amplitude of the output driver is 475 mV pd. Combined values of driver amplitude and de-emphasis greater than 475 mV pd should be avoided.

3. At higher amplitudes, actual swings will be less than the theoretical value due to process variations and environment factors, such as voltage overhead compression, package losses, board losses, and other effects.

#### 5.1.7 DRIVE DE-EMPHASIS

The Drive De-Emphasis Level field in the PHY Parameter 1 Register (Offset 78h, bit[20:16], bit [25:21] and bit[30:26]) controls the de-emphasis base level. The settings and the corresponding values of the de-emphasis level, which can be configured globally via EEPROM or SMBUS settings.





#### Table 5-7 Drive De-Emphasis Base Level Register

Register	De-Emphasis Condition
C_EMP_POST_GEN1_3P5_NOM	-3.5 db
C_EMP_POST_GEN2_3P5_NOM	-3.5 db
C_EMP_POST_GEN2_6P0_NOM	-6.0 db

#### Table 5-8 Drive De-Emphasis Base Level Settings

Setting	De-Emphasis (mV pd)	Setting	De-Emphasis (mV pd)	Setting	De-Emphasis (mV pd)
00000	0.0	01011	69.0	10110	137.5
00001	6.0	01100	75.0	10111	144.0
00010	12.5	01101	81.0	11000	150.0
00011	19.0	01110	87.0	11001	156.0
00100	25.0	01111	94.0	11010	162.5
00101	31.0	10000	100.0	11011	169.0
00110	37.5	10001	106.0	11100	175.0
00111	44.0	10010	112.5	11101	181.0
01000	50.0	10011	119.0	11110	187.5
01001	56.0	10100	125.0	11111	194.0
01010	62.5	10101	131.0	-	-

Note:

1. Nominal levels. Actual levels will vary with temperature, voltage and board effects.

2. The maximum nominal amplitude of the output driver is 475 mV pd. Combined values of driver amplitude and de-emphasis greater than 475 mV pd should be avoided.

3. At higher amplitudes, actual swings will be less than the theoretical value due to process variations and environment factors, such as voltage overhead compression, package losses, board losses, and other effects.

#### 5.1.8 TRANSMITTER ELECTRICAL IDLE LATENCY

After the last character of the PCI Express transmission, the output current is reduced, and a differential voltage of less than 20 mV with common mode of VTX-CM-DC is established within 20 UI. This delay time is programmable via Transmitter PHY Latency field in the PHY Parameter 2 Register (Offset 7Ch, bit[3:0]), which can be configured by EEPROM or SMBUS settings.

#### 5.2 DATA LINK LAYER (DLL)

The Data Link Layer (DLL) provides a reliable data transmission between two PCI Express points. An ACK/NACK protocol is employed to guarantee the integrity of the packets delivered. Each Transaction Layer Packet (TLP) is protected by a 32-bit LCRC for error detection. The DLL receiver performs LCRC calculation to determine if the incoming packet is corrupted in the serial link. If an LCRC error is found, the DLL transmitter would issue a NACK data link layer packet (DLLP) to the opposite end to request a re-transmission, otherwise an ACK DLLP would be sent out to acknowledge on reception of a good TLP.

In the transmitter, a retry buffer is implemented to store the transmitted TLPs whose corresponding ACK/NACK DLLP have not been received yet. When an ACK is received, the TLPs with sequence number equals to and smaller than that carried in the ACK would be flushed out from the buffer. If a NACK is received or no ACK/NACK is returned from the link partner after the replay timer expires, then a replay mechanism built in DLL transmitter is triggered to re-transmit the corresponding packet that receives NACK or time-out and any other TLP transmitted after that packet.

Meanwhile, the DLL is also responsible for the initialization, updating, and monitoring of the flow-control credit. All of the flow control information is carried by DLLP to the other end of the link. Unlike TLP, DLLP is guarded by 16-bit CRC to detect if data corruption occurs.





In addition, the Media Access Control (MAC) block, which is consisted of LTSSM, multiple lanes de-skew, scrambler/de-scrambler, clock correction from inserting skip order-set, and PIPE-related control/status circuits, is implemented to interface physical layer with data link layer.

## 5.3 TRANSACTION LAYER RECEIVE BLOCK (TLP DECAPSULATION)

The receiving end of the transaction layer performs header information retrieval and TC/VC mapping (see section 5.5), and it validates the correctness of the transaction type and format. If the TLP is found to contain an illegal header or the indicated packet length mismatches with the actual packet length, then a Malformed TLP is reported as an error associated with the receiving port. To ensure end-to-end data integrity, a 32-bit ECRC is checked against the TLP at the receiver if the digest bit is set in header.

## 5.4 ROUTING

The transaction layer implements three types of routing protocols: ID-based, address-based, and implicit routing. For configuration reads, configuration writes, transaction completion, and user-defined messages, the packets are routed by their destination ID constituted of bus number, device number, and function number. Address routing is employed to forward I/O or memory transactions to the destination port, which is located within the address range indicated by the address field carried in the packet header. The packet header indicates the packet types including memory read, memory write, IO read, IO write, Message Signaling Interrupt (MSI) and user-defined message. Implicit routing is mainly used to forward system message transactions such as virtual interrupt line, power management, and so on. The message type embedded in the packet header determines the routing mechanism.

If the incoming packet cannot be forwarded to any other port due to a miss to hit the defined address range or targeted ID, this is considered as Unsupported Request (UR) packet, which is similar to a master abort event in PCI protocol.

#### 5.5 TC/VC MAPPING

The 3-bit TC field defined in the header identifies the traffic class of the incoming packets. To enable the differential service, a TC/VC mapping table at destination port that is pre-programmed by system software or EEPROM pre-load is utilized to cast the TC labeled packets into the desired virtual channel. Note that TC0 traffic is mapped into VC0 channel by default. After the TC/VC mapping, the receive block dispatches the incoming request, completion, or data into the appropriate VC0 and VC1 queues.

## 5.6 **QUEUE**

In PCI Express, it defines six different packet types to represent request, completion, and data. They are respectively Posted Request Header (PH), Posted Request Data payload (PD), Non-Posted Request Header (NPH), Non-Posted Data Payload (NPD), Completion Header (CPLH) and Completion Data payload (CPLD). Each packet with different type would be put into a separate queue in order to facilitate the following ordering processor. Since NPD usually contains one DW, it can be merged with the corresponding NPH into a common queue named NPHD. Except NPHD, each virtual channel (VC0 or VC1) has its own corresponding packet header and data queue. When only VC0 is needed in some applications, VC1 can be disabled and its resources assigned to VC0 by asserting VC1\_EN (Virtual Channel 1 Enable) to low.





#### 5.6.1 PH

PH queue provides TLP header spaces for posted memory writes and various message request headers. Each header space occupies sixteen bytes to accommodate 3 DW or 4 DW headers. There are two PH queues for VC0 and VC1 respectively.

#### 5.6.2 PD

PD queue is used for storing posted request data. If the received TLP is of the posted request type and is determined to have payload coming with the header, the payload data would be put into PD queue. There are two PD queues for VC0 and VC1 respectively.

#### 5.6.3 NPHD

NPHD queue provides TLP header spaces for non-posted request packets, which include memory read, IO read, IO write, configuration read, and configuration write. Each header space takes twenty bytes to accommodate a 3-DW header, s 4-DW header, s 3-WD header with 1-DW data, and a 4-DW header with 1-DW data. There is only one NPHD queue for VC0, since non-posted request cannot be mapped into VC1.

#### 5.6.4 CPLH

CPLH queue provides TLP header space for completion packets. Each header space takes twelve bytes to accommodate a 3-DW header. Please note that there are no 4-DW completion headers. There are two CPLH queues for VC0 and VC1 respectively.

#### 5.6.5 CPLD

CPLD queue is used for storing completion data. If the received TLP is of the completion type and is determined to have payload coming with the header, the payload data would be put into CPLD queue. There are two CPLD queues for VC0 and VC1 respectively.

#### 5.7 TRANSACTION ORDERING

Within a VPPB, a set of ordering rules is defined to regulate the transactions on the PCI Express Switch including Memory, IO, Configuration and Messages, in order to avoid deadlocks and to support the Producer-Consumer model. The ordering rules defined in table 5-9 apply within a single Traffic Class (TC). There is no ordering requirement among transactions within different TC labels. Since the transactions with the same TC label are not allowed to map into different virtual channels, it implies no ordering relationship between the traffic in VC0 and VC1.

Row Pass Column	Posted Request	Read Request	Non-posted Write Request	Read Completion	Non-posted Write Completion
Posted Request	Yes/No <sup>1</sup>	Yes <sup>5</sup>	Yes <sup>5</sup>	Yes <sup>5</sup>	Yes <sup>5</sup>
Read Request	No <sup>2</sup>	Yes	Yes	Yes	Yes
Non-posted Write Request	No <sup>2</sup>	Yes	Yes	Yes	Yes
Read Completion	Yes/No <sup>3</sup>	Yes	Yes	Yes	Yes
Non-Posted Write Completion	Yes <sup>4</sup>	Yes	Yes	Yes	Yes

**Table 5-9 Summary of PCI Express Ordering Rules** 





1. When the Relaxed Ordering Attribute bit is cleared, the Posted Request transactions including memory write and message request must complete on the egress bus of VPPB in the order in which they are received on the ingress bus of VPPB. If the Relaxed Ordering Attribute bit is set, the Posted Request is permitted to pass over other Posted Requests occurring before it.

2. A Read Request transmitting in the same direction as a previously queued Posted Request transaction must push the posted write data ahead of it. The Posted Request transaction must complete on the egress bus before the Read Request can be attempted on the egress bus. The Read transaction can go to the same location as the Posted data. Therefore, if the Read transaction were to pass the Posted transaction, it would return stale data.

3. When the Relaxed Ordering Attribute bit is cleared, a Read completion must "pull" ahead of previously queued posted data transmitting in the same direction. In this case, the read data transmits in the same direction as the posted data, and the requestor of the read transaction is on the same side of the VPPB as the completer of the posted transaction. The posted transaction must deliver to the completer before the read data is returned to the requestor. If the Relaxed Ordering Attribute bit is set, then a read completion is permitted to pass a previously queued Memory Write or Message Request.

4. Non-Posted Write Completions are permitted to pass a previous Memory Write or Message Request transaction. Such transactions are actually transmitting in the opposite directions and hence have no ordering relationship.

5. Posted Request transactions must be given opportunities to pass Non-posted Read and Write Requests as well as Completions. Otherwise, deadlocks may occur when some older bridges, which do not support delayed transactions are mixed with PCIe Switch in the same system. A fairness algorithm is used to arbitrate between the Posted Write queue and the Non-posted transaction queue

#### 5.8 PORT ARBITRATION

Among multiple ingress ports, the port arbitration built in the egress port determines which incoming packets to be forwarded to the output port. The arbitration algorithm contains hardware fixed Round Robin, 128-phase Weighted Round-Robin and programmable 128-phase time-based WRR. The port arbitration is held within the same VC channel. It means that each port has two port arbitration circuitries for VC0 and VC1 respectively. At the upstream ports, in addition to the inter-port packets, the intra-port packet such as configurations completion would also join the arbitration loop to get the service from Virtual Channel 0.

#### 5.9 VC ARBITRATION

After port arbitration, VC arbitration is executed among different VC channels within the same source. Three arbitration algorithms are provided to choose the appropriate VC: Strict Priority, Round Robin or Weighted Round Robin.

#### 5.10 FLOW CONTROL

PCI Express employs Credit-Based Flow Control mechanism to make buffer utilization more efficient. The transaction layer transmitter ensures that it does not transmit a TLP to an opposite receiver unless the receiver has enough buffer space to accept the TLP. The transaction layer receiver has the responsibility to advertise the free buffer space to an opposite transmitter to avoid packet stale. In this Switch, each port has its own separate queues for different traffic types and the credits are sent to data link layer on the fly. The data link layer compares the current available credits with the monitored ones and reports the updated credit to the counterpart. If no new credit is acquired, the credit reported is scheduled for every 30 us to prevent the link from entering retrain. On the other hand, the receiver at each egress port gets the usable credits from the opposite end in a link. The output port broadcasts them to all the other ingress ports to get packet transmission.





## 5.11 TRANSATION LAYER TRANSMIT BLOCK (TLP ENCAPSULATION)

The transmit portion of transaction layer performs the following functions. They construct the all types of forwarded TLP generated from VC arbiter, respond with the completion packets when the local resource (i.e. configuration register) is accessed, and regenerate the message that terminates at receiver to RC if acting as an upstream port.

### 5.12 Access Control Service

Traditionally, the packet routing between the peer-to-peer downstream ports is determined by either the address or ID field embedded in the packet header. ACS provides a mechanism for customer to selectively control access between PCI Express Endpoints attached to the downstream ports of packet switch. If ACS is enabled in the ingress port, the peer-to-peer packet forwarding will follow the rule sets of ACS rather than the destination ID or address. ACS is implemented as a set of capabilities and control registers in the associated hardware component. It brings the following benefits such as preventing the silent data corruption presented in Requests from being incorrectly routed to a peer Endpoint, validating every Request transaction between two downstream components and enabling direct routing of peer-to-peer Memory Requests whose addresses have been Translated when ATS system is being used.





# 6 EEPROM INTERFACE AND SYSTEM MANAGEMENT BUS

The EEPROM interface consists of two pins: EECK (EEPROM clock output) and EEPD (EEPROM bi-directional serial data). The Switch may control an ISSI IS24C04 or compatible parts using into 512x8 bits. The EEPROM is used to initialize a number of registers before enumeration. This is accomplished after PERST\_L is de-asserted, at which time the data from the EEPROM is loaded. The EEPROM interface is organized into a 16-bit base, and the Switch supplies a 7-bit EEPROM word address. The Switch does not control the EEPROM address input. It can only access the EEPROM with address input set to 0.

The System Management Bus interface consists of two pins: SMBCLK (System Management Bus Clock input) and SMBDATA (System Management Bus Data input/ output).

### 6.1 EEPROM INTERFACE

#### 6.1.1 AUTO MODE EERPOM ACCESS

The Switch may access the EEPROM in a WORD format by utilizing the auto mode through a hardware sequencer. The EEPROM start-control, address, and read/write commands can be accessed through the configuration register. Before each access, the software should check the Autoload Status bit before issuing the next start.

#### 6.1.2 EEPROM MODE AT RESET

During a reset, the Switch will automatically load the information/data from the EEPROM if the automatic load condition is met. The first offset in the EEPROM contains a signature. If the signature is recognized, the autoload initiates right after the reset.

During the autoload, the Bridge will read sequential words from the EEPROM and write to the appropriate registers. Before the Bridge registers can be accessed through the host, the autoload condition should be verified by reading bit [3] offset DCh (EEPROM Autoload Status). The host access is allowed only after the status of this bit is set to '0' which indicates that the autoload initialization sequence is complete.

#### 6.1.3 EEPROM SPACE ADDRESS MAP

15-8	7 – 0	BYTE OFFSET	
EEPROM Sig	EEPROM Signature (1516h)		
Vend	02h		
Devi	ce ID	04h	
Extended VC Count / Link Capability / Switch	h Mode Operation / Interrupt pin for Port $1 \sim 2$	06h	
Subsystem	Vender ID	08h	
Subsys	stem ID	0Ah	
Max_Payload_Size Support / ASPM	Support / Role_Base Error Reporting	0Ch	
Global PHY TX Margin	n Parameter for Port 0~2	0Eh	
Global PHY Paran	neter 0 for Port 0~2	10h	
Global XPIP_CSR6[0] / Globa	1 PHY Parameter 1 for Port 0~2	12h	
Global XPIP_CSR6[4:1] / Global PHY Parameter 2/3 for Port 0~2		14h	
Global XPIP_CSR	4[15:0] for Port 0~2	16h	
Global XPIP_CSR4	4[31:16] for Port 0~2	18h	
Global XPIP_CSR	Global XPIP CSR5[15:0] for Port 0~2		
Buffer_ctrl[4:0] /	Global XPIP_CSR5[23:16] for Port 0~2	1Ch	
Global XPIP_CSR6[7:5] for Port 0~2			
MAC_CTR / Global PHY	MAC_CTR / Global PHY Parameter 3 for Port 0~2		
NFTS / Scramble / XPIP_CSR2	/ Deskew mode select for Port 0	20h	





15-8	7-0	BYTE OFFSET	
NFTS / Scramble / XPIP CSF	22h 24h		
NFTS / Scramble / XPIP_XSI	NFTS / Scramble / XPIP_XSR2 / Deskew mode select for Port 2		
Re	26h		
	eserved	28h	
	eserved	2Ah 2Ch	
	eserved	2Eh	
	eter2_1 for Port 0	30h	
	eter2 1 for Port 1	32h	
PHY Param	eter2_1 for Port 2	34h	
	eserved	36h	
	eserved	38h	
	eserved	3Ah	
	eserved	3Ch 3Eh	
Do_change_rate_cnt/ XPIP_CSR_2 for Port	PHY Parameter 3/ PHY Parameter2_2 for Port	40h	
Sel_deemp/ Do_change_rate_cnt/ XPIP_CSR_2 for Port 1	0 PHY Parameter 3/ PHY Parameter2_2 for Port	42h	
Sel_deemp/ Do_change_rate_cnt/ XPIP CSR 2 for Port 2	PHY Parameter 3/ PHY Parameter2_2 for Port 2	44h	
	eserved	46h	
Re	eserved	48h	
	eserved	4Ah	
	eserved	4Ch	
	eserved	4Eh	
PM Data for Port 0 PM Data for Port 1	PM Capability for Port 0 PM Capability for Port 1	50h 52h	
PM Data for Port 1 PM Data for Port 2	PM Capability for Port 2	52h	
	eserved	56h	
	eserved	58h	
Re	eserved	5Ah	
	eserved	5Ch	
	eserved	5Eh	
TC/VC Map for Port 0 (VC0)	Slot Clock / LPVC Count / Port Num for Port 0	60h	
TC/VC Map for Port 1 (VC0)	Slot Implemented / Slot Clock / LPVC Count / Port Num for Port 1	62h	
TC/VC Map for Port 2 (VC0)	Slot Implemented / Slot Clock / LPVC Count / Port Num for Port 2	64h	
	eserved	66h	
	eserved	68h 6Ah	
	eserved	6Ch	
	eserved	6Eh	
	bability Register for Port 0	70h	
Power Budgeting Cap	bability Register for Port 1	72h	
	pability Register for Port 2	74h	
	eserved	76h	
	eserved	78h	
	eserved	7Ah 7Ch	
	eserved	7Ch 7Eh	
XPIP CSR5[30:24] for Port 0	PM Control Para/Rx Polarity for Port 0	80h	
XPIP_CSR5[30:24] for Port 1	PM Control Para/Rx Polarity for Port 1	82h	
XPIP_CSR5[30:24] for Port 2	PM Control Para/Rx Polarity for Port 2	84h	
	eserved	86h	
	eserved	88h	
	eserved	8Ah	
	eserved	8Ch	
	eserved eserved	8Eh 90h	
	ility 0 for Port 1	90h 92h	
	ility 0 for Port 2	9211 94h	
	eserved	96h	





15-8	7-0	BYTE OFFSET		
Res	erved	9Ah		
	erved	9Ch		
Res	Reserved			
Res	Reserved			
Slot Capabil	Slot Capability 1 for Port 1			
	ity 1 for Port 2	A2h A4h		
	erved	A6h		
	erved	A8h		
	erved	AAh		
	Reserved			
	erved	ACh AEh		
	15:0] for Port 0	B0h		
	15:0] for Port 1	B2h		
	15:0] for Port 2	B4h		
	erved	B6h		
	erved	B8h		
	erved	BAh		
	erved	BCh		
	erved	BEh		
	6:31] for Port 0	C0h		
	6:31] for Port 1	Con C2h		
	6:31] for Port 2	C2h C4h		
	erved	C6h		
	erved	C8h		
	erved	CAh		
	erved	CCh		
	erved	CEh		
	ime-out Counter for Port 0	D0h		
PEV_TS_CTR/Replay T	Time-out Counter for Port 1	Don		
	Time-out Counter for Port 2	D2h		
	erved	DH		
	erved	Don		
	erved	Dah		
	erved	DAn		
	erved	DEh		
	ncy Timer for Port 0	E0h		
	ncy Timer for Port 1	E2h		
	ncy Timer for Port 2	E2n E4h		
	erved	E6h		
	erved	E8h		
	erved	Ean		
	erved	EAn		
		ECII		
	Reserved			
TC/VC Map for Port 0 (VC1)	Maximum Time Slot for Port 0	F0h		
TC/VC Map for Port 1 (VC1)	Maximum Time Slot for Port 0	F2h		
TC/VC Map for Port 2 (VC1)	Maximum Time Slot for Port 0	F4h		
	erved	F6h		
	erved	F8h FAh		
	Reserved			
	Reserved			
Res	erved	FEh		

## 6.1.4 MAPPING EEPROM CONTENTS TO CONFIGURATION REGISTERS

ADDRESS	PCI CFG OFFSET	DESCRIPTION
00h		EEPROM signature – 1516h
02h	00h ~ 01h	Vendor ID
04h	02h ~ 03h	Device ID





ADDRESS	PCI CFG OFFSET	DESCRIPTION
	<b>144h (Port 0~2)</b> 144h: Bit [0]	<ul> <li>Extended VC Count for Port 0~2</li> <li>Bit [0]: It represents the supported VC count other than the default VC</li> </ul>
	CCh (Port 0~2) CCh: Bit [14:12] CCh: Bit [17:15] 74h (Port 0~2)	<ul> <li>Link Capability for Port 0~2</li> <li>Bit [3:1]: It represents L0s Exit Latency for all ports</li> <li>Bit [6:4]: It represents L1 Exit Latency for all ports</li> </ul> Switch Mode Operation for Port 0 <ul> <li>Bit [8]: no ordering on packets for different egress port mode</li> </ul>
06h	74h: Bit [5] 74h: Bit [6] 74h: Bit [0] 74h: Bit [2:1] 74h: Bit [3] 74h: Bit [4]	<ul> <li>Bit [9]: no ordering on different tag of completion mode</li> <li>Bit [10]: Store and Forward</li> <li>Bit [12:11]: Cut-through Threshold</li> <li>Bit [13]: Port arbitrator Mode</li> <li>Bit [14]: Credit Update Mode</li> </ul> Interrupt pin for Port 1~2
	<b>3Ch (Port 1~2)</b> 3Ch: Bit [8]	Bit [15]: Set when INTA is requested for interrupt resource
08h 0Ah	B4h ~ B5h B6h ~ B7h	Subsystem Vender ID Subsystem ID
UAI	<b>C4h (Port 0~2)</b> C4h: Bit [1:0]	<ul> <li>Max_Payload_Size Support for Port 0~2</li> <li>Bit [1:0]: Indicated the maximum payload size that the device can support for the TLP</li> </ul>
	CCh (Port 0~2) CCh: Bit [11:10]	ASPM Support for Port 0~2 Bit [3:2] : Indicate the level of ASPM supported on the PCIe link Role Rose Furger Departing for Port 0.2
	C4h (Port 0~2) C4h: Bit [15] 70h (Port 0~2)	<ul> <li>Role_Base Error Reporting for Port 0~2</li> <li>Bit [4] : Indicate implement the role-base error reporting</li> <li>MSI Capability Disable for Port 0~2</li> </ul>
	70h: Bit [14] 74h (Port 0~2)	Bit [5] : Disable MSI capability Compliance Pattern Parity Control Disable for Port 0~2
	74h: Bit [15]	Bit [6] : Disable compliance pattern parity
	70h (Port 0~2) 70h: Bit [13]	Power Management Capability Disable for Port 0~2 <ul> <li>Bit [7] : Disable Power Management Capability</li> <li>ODDED DILLEE Eachly for port 0 = 2</li> </ul>
0Ch	8Ch (Port 0~2) 8Ch: Bit [5]	<ul> <li>ORDER RULE5 Enable for port 0 ~2</li> <li>Bit [8]: Capability for Post packet Pass Non-Post packet</li> </ul>
	CCh (Port 1~2) CCh: Bit [21]	<ul> <li>Link Bandwidth Notification Capability for port 1~2</li> <li>Bit [9]: Link Bandwidth Notification Capability</li> </ul>
	8Ch (Port 0~2) 8Ch: Bit [6]	<ul> <li>Ordering Frozen for Port 0~2</li> <li>Bit [10]: Freeze the ordering feature</li> </ul>
	8Ch (Port 0~2) 8Ch: Bit [0]	<ul> <li>TX SOF Latency Mode for Port 0~2</li> <li>Bit [11]: Set to zero to shorten latency</li> </ul>
	<b>CCh (Port 0~2)</b> CCh: Bit [19] 8Ch (Port 0~2) 8Ch: Bit [1]	Surprise Down Capability Enable for Port 0~2 <ul> <li>Bit [12]: Enable Surprise Down Capability</li> </ul> <li>Power Management's Data Select Register R/W Capability for Port 0~2 <ul> <li>Bit [13]: Enable Data Select Register R/W</li> </ul> </li>
	<b>E4h (Port 0~2)</b> E4h: Bit [12]	LTR Capability Enable for Port 0~2 <ul> <li>Bit [14]: LTR capability enable</li> </ul>
	8Ch (Port 0~2) 8Ch: Bit [3]	4KB Boundary Check Enable for Port 0~2         • Bit [15]: Enable 4KB Boundary Check
0Eh	<b>94h (Port 0~2)</b> 94h: Bit [4:0] 94h: Bit [9:5] 94h: Bit [14:10]	PHY TX Margin Parameter for Port 0~2           Bit [4:0]: C_DRV_LVL_3P5_MGN2           Bit [9:5]: C_DRV_LVL_6P0_MGN2           Bit [14:10]: C_DRV_LVL_HALF_MGN2
	<b>E4h (Port 0~2)</b> E4h: Bit [18]	OBFF Capability Enable for Port 0~2 <ul> <li>Bit [15] : enable OBFF capability</li> </ul>
10h	74h (Port 0~2)	PHY Parameter 0 for Port 0~2





ADDRESS	PCI CFG OFFSET	DESCRIPTION
THE DITLESS	74h: Bit [20:16]	Bit [4:0]: C DRV LVL 3P5 NOM
	74h: Bit [25:21]	Bit [9:5]: C_DRV_LVL_6P0_NOM
	74h: Bit [30:26]	Bit [14:10]: C_DRV_LVL_HALF_NOM
	8Ch (Port 0~2)	TL_CSR[31] for Port 0~2
	8Ch: Bit [31]	<ul> <li>Bit [15] : P35_GEN2_MODE</li> </ul>
	78h (Port 0~2)	PHY Parameter 1 for Port 0~2
	78h: Bit [20:16]	<ul> <li>Bit [4:0]: C_EMP_POST_GEN1_3P5_NOM</li> <li>Dit of a c_EMP_POST_GEN1_3P5_NOM</li> </ul>
12h	78h: Bit [25:21]	<ul> <li>Bit [9:5]: C_EMP_POST_GEN2_3P5_NOM</li> <li>Bit [14:10]: C_EMP_POST_GEN2_6P0_NOM</li> </ul>
1211	78h: Bit [30:26]	<ul> <li>Bit [14:10]: C_EMP_POST_GEN2_6P0_NOM</li> </ul>
	8Ch (Port 0~2)	XPIP_CSR6[0] for Port 0~2
	8Ch: Bit [16]	Bit [15]: XPIP_CSR6[0]
	7Ch (Port 0~2)	PHY Parameter 2 for Port 0~2
	7Ch: Bit [3:0]	<ul> <li>Bit [3:0]: C_TX_PHY_LATENCY</li> </ul>
	7Ch: Bit [6:4]	<ul> <li>Bit [6:4]: C REC DETECT USEC</li> </ul>
14h	90h (Port 0~2)	PHY Parameter 3 for Port 0~2
	90h: Bit [19:15]	<ul> <li>Bit [11:7]: C_EMP_POST_HALF_DELTA</li> </ul>
	8Ch (Port 0~2)	XPIP_CSR6[4:1] for Port 0~2
	8Ch: Bit [20:17]	• Bit [15:12]: XPIP_CSR6[4:1]
16h	84h (Port 0~2)	XPIP_CSR4[15:0] for Port 0~2
	84h: Bit [15:0] 84h (Port 0~2)	• Bit [15:0]: XPIP_CSR4[15:0] XPIP_CSR4[31:16] for Port 0~2
18h	84h (Port 0~2) 84h: Bit [31:16]	Bit [15:0]: XPIP_CSR4[31:16]
	88h (Port 0~2)	<b>XPIP_CSR5[15:0] for Port 0~2</b>
1A	88h: Bit [15:0]	Bit [15:0]: XPIP_CSR5[15:0]
	88h (Port 0~2)	XPIP CSR5[28:16] for Port 0~2
	88h: Bit [23:16]	• Bit [7:0]: XPIP CSR5[23:16]
1C	8Ch (Port 0~2)	XPIP_CSR6[7:5] for Port 0~2
ic	8Ch: Bit [23:21]	<ul> <li>Bit [10:8]: XPIP_CSR6[7:5]</li> </ul>
	<b>98h (Port 0~2)</b> 98h: Bit [20:16]	BUFFER_CTRL[4:0] for Port 0~2 Bit [15:11]: Reference clock Buffer control
	90h (Port 0~2)	PHY parameter 3 for Port 0~2
	90h: Bit [21:20]	<ul> <li>Bit [1:0]: C_DRV_LVL_3P5_DELTA</li> </ul>
	90h: Bit [23:22]	<ul> <li>Bit [3:2]: C DRV LVL 6P0 DELTA</li> </ul>
	90h: Bit [25:24]	<ul> <li>Bit [5:4]: C DRV LVL HALF DELTA</li> </ul>
15	90h: Bit [27:26]	Bit [7:6]: C_EMP_POST_GEN1_3P5_DELTA
1E	90h: Bit [29:28]	Bit [9:8]: C_EMP_POST_GEN2_3P5_DELTA
	90h: Bit [31:30]	<ul> <li>Bit [11:10]: C_EMP_POST_GEN2_6P0_DELTA</li> </ul>
	8Ch (Port 0~2)	MAC control parameter for Port 0~2
	8Ch: Bit [29:26]	• Bit [15:12]: MAC_CTR
	78h (Port 0)	FTS Number for Port 0 Bit [7:0]: FTS number at receiver side
	78h: Bit [7 :0]	- Dit [7.0]. FTS number at receiver side
	68h (Port 0)	Deskew Mode Select for Port 0
	68h: Bit [14:13]	<ul> <li>Bit [9:8]: deskew mode select</li> </ul>
		· []
	78h (Port 0)	Scrambler Control for Port 0
20h	78h: Bit [9:8]	<ul> <li>Bit [11:10]: scrambler control</li> </ul>
	78h: Bit [10]	• Bit [12]: L0s
	701 (D ( A)	
	78h (Port 0)	Change_Speed_Sel for Port 0
	78h: Bit [13:12]	<ul> <li>Bit [14:13]: Change Speed select</li> </ul>
	78h (Port 0)	Change Speed En for Port 0
	78h: Bit [14]	<ul> <li>Bit [15]: Change Speed enable</li> </ul>
	78h (Port 1)	FTS Number for Port 1
	78h: Bit [7 :0]	<ul> <li>Bit [7:0]: FTS number at receiver side</li> </ul>
22h	68h (Port 1)	Deskew Mode Select for Port 1
	68h: Bit [14:13]	<ul> <li>Bit [9:8]: deskew mode select</li> </ul>
	78h (Port 1)	Scrambler Control for Port 1





ADDRESS	PCI CFG OFFSET	DESCRIPTION
	78h: Bit [9:8] 78h: Bit [10]	<ul> <li>Bit [11:10]: scrambler control</li> <li>Bit [12]: L0s</li> </ul>
	<b>78h (Port 1)</b> 78h: Bit [13:12]	Change_Speed_Sel for Port 1 Bit[14:13]: Change Speed select
	7011. Dit [15.12]	- Dit[14.15]. Change Speed select
	<b>78h (Port 1)</b> 78h: Bit [14]	Change_Speed_En for Port 1 Bit [15]: Change Speed enable
	78h (Port 2)	FTS Number for Port 2
	78h: Bit [7:0]	<ul> <li>Bit [7:0]: FTS number at receiver side</li> </ul>
	68h (Port 2)	Deskew Mode Select for Port 2
	68h: Bit [14:13]	<ul> <li>Bit [9:8]: deskew mode select</li> </ul>
	78h (Port 2)	Scrambler Control for Port 2
24h	78h: Bit [9:8]	<ul> <li>Bit [11:10]: scrambler control</li> </ul>
	78h: Bit [10]	• Bit [12]: L0s
	78h (Port 2)	Change_Speed_Sel for Port 2
	78h: Bit [13:12]	<ul> <li>Bit [14:13]: Change Speed select</li> </ul>
	78h (Port 2)	Change_Speed_En for Port 2
	78h: Bit [14] 7Ch (Port 0)	Bit [15]: Change Speed enable PHY Parameter2 1 for Port 0
30h	7Ch: Bit [30 :16]	<ul> <li>Bit [14:0]: PHY parameter 2</li> </ul>
32h	7Ch (Port 1) 7Ch: Bit [30 :16]	PHY Parameter2_1 for Port 1 Bit [14:0]: PHY parameter 2
34h	7Ch (Port 2)	PHY Parameter2_1 for Port 2
	7Ch: Bit [30 :16] 7Ch (Port 0)	Bit [14:0]: PHY parameter 2 PHY Parameter 2 1 for Port 0
	7Ch: Bit [12 :8]	<ul> <li>Bit [4:0]: PHY parameter 2</li> </ul>
	90h (Port 0)	PHY Parameter 3 for Port 0
	90h: Bit [6 :0]	Bit [11:5]: PHY parameter 3
	F0h (Port 0)	Selectable De-emphasis for Port 0
40h	F0h: Bit [6]	<ul> <li>Bit [12]: Selectable De-emphasis</li> </ul>
	78h (Port 0)	Compliance to Detect for Port 0
	78h: Bit [11]	<ul> <li>Bit [13]: compliance to detect</li> </ul>
	8Ch (Port 0)	DO CHG DATA CNT SEL for Port 0
	8Ch: Bit [9:8]	<ul> <li>Bit [15:14] : DO_CHG_DATA_CNT_SEL</li> </ul>
	7Ch (Port 1) 7Ch: Bit [12 :8]	PHY Parameter 2_1 for Port 1 Bit [4:0]: PHY parameter 2
	<b>90h (Port 1)</b> 90h: Bit [6 :0]	<ul> <li>PHY Parameter 3 for Port 1</li> <li>Bit [11:5]: PHY parameter 3</li> </ul>
42h	<b>F0h (Port 0)</b> F0h: Bit [6]	Selectable De-emphasis for Port 1 Bit [12]: Selectable De-emphasis
	1 011. Dit [0]	
	<b>78h (Port 1)</b> 78h: Bit [11]	Compliance to Detect for Port 1 Bit [13]: compliance to detect
	/on. Dit[11]	
	8Ch (Port 1) 8Ch: Bit [9:8]	DO_CHG_DATA_CNT_SEL for Port 1 Bit [15:14] : DO CHG DATA CNT SEL
	7Ch (Port 2)	PHY Parameter 2_1 for Port 2
	7Ch: Bit [12 :8]	<ul> <li>Bit [4:0]: PHY parameter 2</li> </ul>
	90h (Port 2)	PHY Parameter 3 for Port 2
44h	90h: Bit [6 :0]	• Bit [11:5]: PHY parameter 3
	F0h (Port 2)	Selectable De-emphasis for Port 2
	F0h: Bit [6]	<ul> <li>Bit [12]: Selectable De-emphasis</li> </ul>
	78h (Port 2)	Compliance to Detect for Port 2
	78h: Bit [11]	<ul> <li>Bit [13]: compliance to detect</li> </ul>





ADDRESS	PCI CFG OFFSET	DESCRIPTION
	8Ch (Port 2)	DO CHG DATA CNT SEL for Port 2
	8Ch: Bit [9:8]	<ul> <li>Bit [15:14] : DO_CHG_DATA_CNT_SEL</li> </ul>
	44h (Port 0)	No Soft Reset for Port 0
	44h: Bit [3]	<ul> <li>Bit [0]: No_Soft_Reset.</li> </ul>
	40h (Port 0)	Power Management Capability for Port 0
50h	40h: Bit [24:22]	<ul> <li>Bit [3:1]: AUX Current.</li> </ul>
501	40h: Bit [25]	<ul> <li>Bit [4]: read only as 1 to indicate Bridge supports the D1 power management state</li> </ul>
	40h: Bit [26]	<ul> <li>Bit [5]: read only as 1 to indicate Bridge supports the D2 power management state</li> </ul>
	40h: Bit [29:28]	<ul> <li>Bit [7:6]: PME Support for D2 and D1 states</li> </ul>
51h	44h (Port 0)	Power Management Data for Port 0
	44h: Bit [31:24]	Bit [15:8]: read only as Data register
	<b>44h (Port 1)</b> 44h: Bit [3]	No_Soft_Reset for Port 1 Bit [0]: No_Soft_Reset.
	40h (Port 1)	Power Management Capability for Port 1
52h	40h: Bit [24:22]	<ul> <li>Bit [3:1]: AUX Current.</li> </ul>
5211	40h: Bit [25]	<ul> <li>Bit [4]: read only as 1 to indicate Bridge supports the D1 power management state</li> </ul>
	40h: Bit [26]	<ul> <li>Bit [5]: read only as 1 to indicate Bridge supports the D2 power management state</li> </ul>
	40h: Bit [29:28]	<ul> <li>Bit [7:6]: PME Support for D2 and D1 states</li> </ul>
53h	44h (Port 1)	Power Management Data for Port 1
	44h: Bit [31:24]	Bit [15:8]: read only as Data register
	<b>44h (Port 2)</b> 44h: Bit [3]	No_Soft_Reset for Port 2 Bit [0]: No_Soft_Reset
	40h (Port 2)	Power Management Capability for Port 2
54h	40h: Bit [24:22]	<ul> <li>Bit [3:1]: AUX Current</li> </ul>
	40h: Bit [25]	<ul> <li>Bit [4]: read only as 1 to indicate Bridge supports the D1 power management state</li> </ul>
	40h: Bit [26]	<ul> <li>Bit [5]: read only as 1 to indicate Bridge supports the D2 power management</li> </ul>
	40h: Bit [29:28]	<ul> <li>state</li> <li>Bit [7:6]: PME Support for D2 and D1 states</li> </ul>
55h	44h (Port 2)	Power Management Data for Port 2
	44h: Bit [31:24] D0h (Port 0)	Bit [15:8]: read only as Data register Slot Clock Configuration for Port 0
	D0h: Bit [28]	<ul> <li>Bit [1]: When set, the component uses the clock provided on the connector</li> </ul>
		Device specific Initialization for Port 0
	<b>40h (Port 0)</b> 40h: Bit[21]	<ul> <li>Bit [2]: When set, the DSI is required</li> </ul>
<i>(</i> <b>)</b>	TUIL DIL[21]	LPVC Count for Port 0
60h	144h (Port 0)	<ul> <li>Bit [3]: When set, the VC1 is allocated to LPVC of Egress Port 0</li> </ul>
	144h: Bit [4]	
	CCh (Port 0)	<ul> <li>Port Number for Port 0</li> <li>Bit [6:4]: It represents the logic port numbering for physical port 0</li> </ul>
	CCh: Bit [26:24]	Ex [0.4]. It represents the rogic port numbering for physical port 0
	154h (Port 0)	VC0 TC/VC Map for Port 0
	154h: Bit [7:1]	<ul> <li>Bit [15:9]: When set, it indicates the corresponding TC is mapped into VC0</li> </ul>
	<b>C0h (Port 1)</b> C0h: Bit [24]	<ul> <li>PCIe Capability Slot Implemented for Port 1</li> <li>Bit [0]: When set, the slot is implemented for Port 1</li> </ul>
	50n. Dit [27]	Dr [0]. when see, are slot is implemented for 1 off 1
	D0h (Port 1)	Slot Clock Configuration for Port 1
	D0h: Bit [28]	<ul> <li>Bit [1]: When set, the component uses the clock provided on the Comparison</li> </ul>
		Connector
62h	40h (Port 1)	Device specific Initialization for Port 1
	40h: Bit [21]	• Bit [2]: When set, the DSI is required
	144h (Port 1)	LPVC Count for Port 1
	144h (Port 1) 144h: Bit [4]	<ul> <li>Bit [3]: When set, the VC1 is allocated to LPVC of Egress Port 1</li> </ul>
	CCh (Port 1)	Port Number for Port 1
	CCh: Bit [26:24]	<ul> <li>Bit [6:4]: It represents the logic port numbering for physical port 1</li> </ul>





ADDRESS	PCI CFG OFFSET	DESCRIPTION			
	154h (Port 1)	VC0 TC/VC Map for Port 1			
	154h: Bit [7:1]	<ul> <li>Bit [15:9]: When set, it indicates the corresponding TC is mapped into VC0</li> </ul>			
	C0h (Port 2) C0h: Bit [24]	PCIe Capability Slot Implemented for Port 2 Bit [0]: When set, the slot is implemented for Port 2			
	Coll. Dit [24]	- Dit [0]. When set, the slot is implemented for 1 off 2			
	D0h (Port 2)	Slot Clock Configuration for Port 2			
	D0h: Bit [28]	• Bit [1]: When set, the component uses the clock provided on the Connector			
		Davias aposifis Initialization for Post 2			
	40h (Port 2)	<ul> <li>Device specific Initialization for Port 2</li> <li>Bit [2]: When set, the DSI is required</li> </ul>			
64h	40h: Bit [21]				
		LPVC Count for Port 2			
	144h (Port 2)	<ul> <li>Bit [3]: When set, the VC1 is allocated to LPVC of Egress Port 2</li> </ul>			
	144h: Bit [4]	Port Number for Port 2			
	CCh (Port 2)	<ul> <li>Bit [6:4]: It represents the logic port numbering for physical port 2</li> </ul>			
	CCh: Bit [26:24]				
	154h (Port 2)	VC0 TC/VC Map for Port 2			
	154h: Bit [7:1]	<ul> <li>Bit [15:9]: When set, it indicates the corresponding TC is mapped into VC0</li> </ul>			
	<b>214h (Port 0)</b> 214h: Bit [7:0]	Power Budget Register for Port 0 Bit [7:0]: Base Power			
70h	214h: Bit [9:8]	<ul> <li>Bit [9:8]: Data Scale</li> </ul>			
	214h: Bit [14:13]	<ul> <li>Bit [11:10]: PM State</li> </ul>			
	218h: Bit [0]	<ul> <li>Bit [15]: System Allocated</li> </ul>			
	214h (Port 1)	Power Budget Register for Port 1 Bit [7:0]: Base Power			
72h	214h: Bit [7:0] 214h: Bit [9:8]	<ul> <li>Bit [7:0]: Base Power</li> <li>Bit [9:8]: Data Scale</li> </ul>			
/ ===	214h: Bit [14:13]	<ul> <li>Bit [11:10]: PM State</li> </ul>			
	218h: Bit [0]	<ul> <li>Bit [15]: System Allocated</li> </ul>			
	214h (Port 2)	Power Budget Register for Port 2			
74h	214h: Bit [7:0] 214h: Bit [9:8]	<ul> <li>Bit [7:0]: Base Power</li> <li>Bit [9:8]: Data Scale</li> </ul>			
/411	214h: Bit [14:13]	<ul> <li>Bit [11:10]: PM State</li> </ul>			
	218h: Bit [0]	<ul> <li>Bit [15]: System Allocated</li> </ul>			
	74h (Port 0)	PM Control Parameter for Port 0			
	74h: Bit [13:8]	<ul> <li>Bit [1:0] : D3 enters L1</li> <li>Bit [3:2] : L1 delay count select</li> </ul>			
		<ul> <li>Bit [5:4] : L0s enable</li> </ul>			
	74h: Bit [14]	<ul> <li>Bit [6] : Disable Rx polarity capability</li> </ul>			
80h					
	<b>70h (Port 0)</b> 70h: Bit [31]	VGA Decode Enable for Port 0 Bit [7]: Enable VGA decode			
	/011. Bit [31]	- Bit [7]. Enable VOA decode			
	88h (Port 0)	XPIP_CSR5[31:24] for Port 0			
	88h: Bit [31:24]	Bit[15:8]: XPIP_CSR5[31:24]			
	74h (Port 1) 74h: Dit [12:9]	PM Control Parameter for Port 1			
	74h: Bit [13:8]	<ul> <li>Bit [1:0] : D3 enters L1</li> <li>Bit [3:2] : L1 delay count select</li> </ul>			
		Bit [5:4] : L0s enable			
	74h: Bit [14]	<ul> <li>Bit [6] : Disable Rx polarity capability</li> </ul>			
82h	70h (Port 1)	VGA Decode Enable for Port 1			
	<b>70h (Port 1)</b> 70h: Bit [31]	<ul> <li>Bit [7]: Enable VGA decode</li> </ul>			
	88h (Port 1)	XPIP_CSR5[31:24] for Port 1			
	88h: Bit [31:24] 74h (Port 2)	Bit[15:8]: XPIP_CSR5[31:24]  PM Control Parameter for Port 2			
	74h (Port 2) 74h: Bit [13:8]	<ul> <li>Bit [1:0] : D3 enters L1</li> </ul>			
84h		<ul> <li>Bit [3:2] : L1 delay count select</li> </ul>			
	<b>54 D 1 1</b>	Bit [5:4] : L0s enable			
	74h: Bit [14]	<ul> <li>Bit [6] : Disable Rx polarity capability</li> </ul>			
	70h (Port 2)	VGA Decode Enable for Port 2			
	70h: Bit [31]	<ul> <li>Bit [7]: Enable VGA decode</li> </ul>			
	88h (Port 2)	XPIP_CSR5[31:24] for Port 2			
	88h: Bit [31:24]	<ul> <li>Bit[15:8]: XPIP_CSR5[31:24]</li> </ul>			






ADDRESS	PCI CFG OFFSET	DESCRIPTION
92h	D4h (Port 1)	Slot Capability 0 of Port 1
7211	D4h: Bit [15:0]	<ul> <li>Bit [15:0]: Mapping to the low word of slot capability register</li> </ul>
94h	D4h (Port 2)	Slot Capability 0 of Port 2
	D4h: Bit [15:0]	Bit [15:0]: Mapping to the low word of slot capability register
A2h	<b>D4h (Port 1)</b>	Slot Capability 1 of Port 1
	D4h: Bit [31:16] D4h (Port 2)	<ul> <li>Bit [15:0]: Mapping to the high word of slot capability register</li> <li>Slot Capability 1 of Port 2</li> </ul>
A4h	D4h: Bit [31:16]	<ul> <li>Bit [15:0]: Mapping to the high word of slot capability register</li> </ul>
	80h (Port 0)	XPIP CSR3 0 for Port 0
B0h	80h: Bit [15:0]	Bit [15:0]: XPIP CSR3[15:0]
Dal	80h (Port 1)	XPIP CSR3 0 for Port 1
B2h	80h: Bit [15:0]	<ul> <li>Bit [15:0]: XPIP_CSR3[15:0]</li> </ul>
B4h	80h (Port 2)	XPIP_CSR3_0 for Port 2
D411	80h: Bit [15:0]	• Bit [15:0]: XPIP_CSR3[15:0]
C0h	80h (Port 0)	XPIP_CSR3_1 for Port 0
000	80h: Bit [31:16]	• Bit [15:0]: XPIP_CSR3[31:16]
C2h	80h (Port 1)	XPIP_CSR3_1 for Port 1
-	80h: Bit [31:16]	• Bit [15:0]: XPIP_CSR3[31:16]
C4h	80h (Port 2)	XPIP_CSR3_1 for Port 2
	80h: Bit [31:16] 70h (Port 0)	Bit [15:0]: XPIP_CSR3[31:16]  Replay Time-out Counter for Port 0
	70h: Bit [12:0]	<ul> <li>Bit [12:0]: Relay Time-out Counter</li> </ul>
D0h	/on. Bit [12.0]	Dit [12.0]. Keitty Time out Counter
2011	8Ch (Port 0)	REV TS CTR for Port 0
	8Ch: Bit [25:24]	<ul> <li>Bit [14:13] REV_TS_CTR</li> </ul>
	70h (Port 1)	Replay Time-out Counter for Port 1
	70h: Bit [12:0]	<ul> <li>Bit [12:0]: Relay Time-out Counter</li> </ul>
D2h		
	8Ch (Port 1)	REV_TS_CTR for Port 1
	8Ch: Bit [25:24]	Bit [14:13] REV_TS_CTR
	<b>70h (Port 2)</b> 70h: Bit [12:0]	Replay Time-out Counter for Port 2 Bit [12:0]: Relay Time-out Counter
D4h	/oii. Dit [12.0]	- Dit [12.0]. Keidy Time-Out Counter
2	8Ch (Port 2)	REV TS CTR for Port 2
	8Ch: Bit [25:24]	<ul> <li>Bit [14:13] REV_TS_CTR</li> </ul>
E0h	70h (Port 0)	Acknowledge Latency Timer for Port 0
EUII	70h: Bit [30:16]	<ul> <li>Bit [30:16]: Acknowledge Latency Timer</li> </ul>
E2h	70h (Port 1)	Acknowledge Latency Timer for Port 1
	70h: Bit [30:16]	<ul> <li>Bit [30:16]: Acknowledge Latency Timer</li> </ul>
E4h	70h (Port 2)	Acknowledge Latency Timer for Port 2
	70h: Bit [30:16]	Bit [30:16]: Acknowledge Latency Timer VC1 MAX Time Slot and TC/VC Map for Port 0
	<b>15Ch (Port 0)</b> 15Ch: Bit [22:16]	<ul> <li>Bit [6:0]: The maximum time slot supported by VC1</li> </ul>
	15Ch. Dh [22.10]	- Bit [0.0]. The maximum time slot supported by Ver
F0h	160h (Port 0)	TC/VC Map for Port 0
	160h: Bit [7:0]	<ul> <li>Bit [15:8]: When set, it indicates the corresponding TC is mapped into VC1</li> </ul>
	15Ch (Port 1)	VC1 MAX Time Slot and TC/VC Map for Port 1
	15Ch: Bit [22:16]	<ul> <li>Bit [6:0]: The maximum time slot supported by VC1</li> </ul>
F2h		
	160h (Port 1)	TC/VC Map for Port 1
	160h: Bit [7:0]	<ul> <li>Bit [15:8]: When set, it indicates the corresponding TC is mapped into VC1</li> </ul>
	15Ch (Port 2)	VC1 MAX Time Slot and TC/VC Map for Port 2 Bit [6:0]: The maximum time slot supported by VC1
F4h	15Ch: Bit [22:16]	- Dit [0:0]: The maximum time slot supported by VC1
1'411	160h (Port 2)	TC/VC Map for Port 2
	160h: Bit [7:0]	<ul> <li>Bit [15:8]: When set, it indicates the corresponding TC is mapped into VC1</li> </ul>
L		· []· ·····························





### 6.2 SMBus INTERFACE

The DIODES<sup>TM</sup> PI7C9X2G304SL provides the System Management Bus (SMBus), a two-wire interface through which a simple device can communicate with the rest of the system. The SMBus interface on the PI7C9X2G304SL is a bidirectional slave interface. It can receive data from the SMBus master or send data to the master. The interface allows full access to the configuration registers. A SMBus master, such as the processor or other SMBus devices, can read or write to every RW configuration register (read/write register). In addition, the RO and HwInt registers (read-only and hardware initialized registers) that can be auto-loaded by the EEPROM interface can also be read and written by the SMBus interface. This feature allows increases in the system expandability and flexibility in system implementation.



#### Figure 6-1 SMBus Architecture Implementation on PI7C9X2G304SL

The SMBus interface on the PI7C9X2G304SL consists of one SMBus clock pin (SMBCLK), a SMBus data pin (SMBDATA), and 3 SMBus address pins (GPIO[5:7]). The SMBus clock pin provides or receives the clock signal. The SMBus data pin facilitates the data transmission and reception. Both of the clock and data pins are bi-directional. The SMBus address pins determine the address to which the PI7C9X2G304SL responds to. The SMBus address pins generate addresses according to the following table:

#### **Table 6-1 SMBus Address Pin Configuration**

BIT	SMBus Address
0	GPIO[5]
1	GPIO[6]
2	GPIO[7]
3	1
4	0
5	1
6	1





# 7 **REGISTER DESCRIPTION**

#### 7.1 REGISTER TYPES

<b>REGISTER TYPE</b>	DEFINITION
HwInt	Hardware Initialization
RO	Read Only
RW	Read / Write
RWC	Read / Write 1 to Clear
RWCS	Sticky – Read Only / Write 1 to Clear
RWS	Sticky – Read / Write
ROS	Sticky – Read Only

#### 7.2 TRANSPARENT MODE CONFIGURATION REGISTERS

When the port of the Switch is set to operate at the transparent mode, it is represented by a logical PCI-to-PCI Bridge that implements type 1 configuration space header. The following table details the allocation of the register fields of the PCI 2.3 compatible type 1 configuration space header.

31 –24	23 - 16	15 - 8	7 –0	BYTE OFFSET
Dev	rice ID	Vend	lor ID	00h
Prima	ry Status	Command		04h
	Class Code		Revision ID	08h
Reserved	Header Type	Primary Latency Timer	Cache Line Size	0Ch
		served		10h – 17h
Secondary Latency Timer	Subordinate Bus Number	Secondary Bus Number	Primary Bus Number	18h
Second	ary Status	I/O Limit Address	I/O Base Address	1Ch
	Memory Limit Address		Memory Base Address	
Prefetchable Mer	nory Limit Address	Prefetchable Memory Base Address		24h
		ase Address Upper 32-bit	<b>,</b>	28h
	Prefetchable Memory L	imit Address Upper 32-bit		2Ch
I/O Limit Add	ress Upper 16-bit	I/O Base Addre	ess Upper 16-bit	30h
	Reserved	Capability Pointer to 80h(40h)	34h	
	38h			
Bridge	e Control	Interrupt Pin	Interrupt Line	3Ch
Power Manage	ment Capabilities	Next Item Pointer=4C (5C)	Capability ID=01	40h
PM Data	PPB Support Extensions	Power Mana	agement Data	44h
Messag	ge Control	Next Item Pointer=: 64	Capability ID=05	4Ch
	Messag	e Address		50h
	Message U	pper Address		54h
Res	served	Message Data		58h
VPD	Register	Next Item Pointer=64	Capability ID=03	5Ch
	60h			
Length in	Bytes (34h)	Next Item Pointer=B0	Capability ID=09	64h
		_CSR0		68h
		_CSR1		6Ch
	ency Timer	Replay Time-out Counter		70h
	arameter 0	Switch Modes		74h
PHY Pa	arameter 1 PHY Pa	XPIP_CSR2		78h
	7Ch			
	80h			
	84h			
XPIP_CSR5				88h
XPIP_CSR7	XPIP_CSR6	TL_ TL_	CSR	8Ch
	90h			





31 –24	23 - 16	15 - 8	7 –0	BYTE OFFSET		
Reserved	PHYL1 RXEQ	EQ PHY TX Margin parameter		94h		
Reserved	Buffer Ctrl	OP N	Aode	98h		
	Res	erved		(9Ch – ACh)		
Res	erved	Next Item Pointer=C0	SSID/SSVID Capability ID=0D	B0h		
S	SID	SSV	/ID	B4h		
	GPIO Data	and Control		B8h		
EEPRO	OM Data	EEPROM Address	EEPROM Control	BCh		
PCI Express Ca	pabilities Register	Next Item Pointer=00	Capability ID=10	C0h		
	Device (	Capabilities		C4h		
Devic	e Status	Device	C8h			
	Link Ca	apabilities		CCh		
Link	Status	Link Control		D0h		
	Slot Ca	pabilities		D4h		
Slot	Status	Slot C	ontrol	D8h		
	Reserved					
	Reserved					
	Device Capabilities 2					
	Device Status / Control 2					
	Link Capabilities 2					
	Link Status /Control 2					
	Slot Capabilities 2					
	Slot Statu	s /Control 2		F8h		
	Res	erved		FCh		

Other than the PCI 2.3 compatible configuration space header, the Switch also implements PCI express extended configuration space header, which includes advanced error reporting, virtual channel, and power budgeting capability registers. The following table details the allocation of the register fields of PCI express extended capability space header. The first extended capability always begins at offset 100h with a PCI Express Enhanced Capability header and the rest of capabilities are located at an offset greater than 0FFh relative to the beginning of PCI compatible configuration space.

31 – 24	23	- 16	15 - 8	7 –0	BYTE OFFSET	
Next Capability Offs	et=140h	Cap.	PCI Express Extende	d Capability ID=0001h	100h	
		Version	~ ~ `		4.0.11	
			or Status Register		104h	
			or Mask Register		108h	
			r Severity Register		10Ch	
			r Status Register		110h	
			or Mask Register		114h	
	Advanced	Error Capabili	ties and Control Register		118h	
		Header Lo	g Register		11Ch – 128h	
		Rese	rved		12Ch-13Fh	
Next Capability Offse	et=20Ch	Cap. Version	PCI Express Extende	d Capability ID=0002h	140h	
	I	Port VC Capab	ility Register 1		144h	
VC Arbitration Table Offset=3		148h				
Port VC Sta	tus Register		Port VC Co	ntrol Register	14Ch	
Port Arbitration Table Offset=4		150h				
	V	C Resource Co	ntrol Register (0)		154h	
VC Resource St	158h					
Port Arbitration Table Offset=6	itration Table VC Resource Capability Register (1)			ter (1)	15Ch	
VC Resource Control Register (1)				160h		
VC Resource St			Reserved		164h	
	Reserved					
	170h – 17Ch					
	180h – 1BCh					
	1C0h - 1FCh					
		Rese	rved		200h - 20Bh	
Next Capability Offset=	=220/230h	Cap. Version	PCI Express Extended	d Capability ID=0004h	20Ch	
	Res	erved		Data Select Register	210h	





31 -	-24	23 -	- 16	15	- 8	7 –0	BYTE OFFSET	
	Data Register							
	Reserved Power Budget Capability Register							
		Rese	rved			Capability Register	21Ch	
Next Ca	Next Capability Offset=000h Cap version				ess Extended	l Capability ID=000Dh	220h	
	ACS C	Control			ACS Ca	apability	224h	
		Rese	erved			Egress Control Vector	228h	
	Reserved							
Next Capability Offset=000h Cap PCI Expre				PCI Expi	ress Extended	l Capability ID=0018h	230h	
Reserved	Max No-	Max No-Snoop		Reserved	Max	Max Snoop Latency	234h	
	Snoop	Latency Value			Snoop	Value		
	Latency				Latency			
	Scale				Scale			

## 7.2.1 VENDOR ID REGISTER – OFFSET 00h

BIT	FUNCTION	TYPE	DESCRIPTION
15:0	Vendor ID	RO	Identifies Pericom as the vendor of this device. The default value may be changed by SMBus or auto-loading from EEPROM.
			Reset to 12D8h.

## 7.2.2 DEVICE ID REGISTER - OFFSET 00h

BIT	FUNCTION	TYPE	DESCRIPTION
31:16	Device ID	RO	Identifies this device as the PI7C9X2G304. The default value may be changed by SMBus or auto-loading from EEPROM.
			Resets to 2304h.

## 7.2.3 COMMAND REGISTER – OFFSET 04h

BIT	FUNCTION	TYPE	DESCRIPTION
0	I/O Space Enable	RW	0b: Ignores I/O transactions on the primary interface 1b: Enables responses to I/O transactions on the primary interface Resets to 0b.
1	Memory Space Enable	RW	0b: Ignores memory transactions on the primary interface 1b: Enables responses to memory transactions on the primary interface Reset to 0b.
2	Bus Master Enable	RW	<ul> <li>0b: Does not initiate memory or I/O transactions on the upstream port and handles as an Unsupported Request (UR) to memory and I/O transactions on the downstream port. For Non-Posted Requests, a completion with UR completion status must be returned</li> <li>1b: Enables the Switch Port to forward memory and I/O Read/Write transactions in the upstream direction</li> <li>Reset to 0b.</li> </ul>
3	Special Cycle Enable	RO	Does not apply to PCI Express. Must be hardwired to 0b.
4	Memory Write And Invalidate Enable	RO	Does not apply to PCI Express. Must be hardwired to 0b.
5	VGA Palette Snoop Enable	RO	Does not apply to PCI Express. Must be hardwired to 0b.
6	Parity Error Response Enable	RW	<ul><li>0b: Switch may ignore any parity errors that it detects and continue normal operation</li><li>1b: Switch must take its normal action when a parity error is detected</li></ul>





BIT	FUNCTION	TYPE	DESCRIPTION
			Reset to 0b.
7	Wait Cycle Control	RO	Does not apply to PCI Express. Must be hardwired to 0.
8	SERR# enable	RW	<ul><li>0b: Disables the reporting of Non-fatal and Fatal errors detected by the Switch to the Root Complex</li><li>b1: Enables the Non-fatal and Fatal error reporting to Root Complex</li><li>Reset to 0b.</li></ul>
9	Fast Back-to-Back Enable	RO	Does not apply to PCI Express. Must be hardwired to 0b.
10	Interrupt Disable	RW	Controls the ability of a PCI Express device to generate INTx Interrupt Messages. In the Switch, this bit does not affect the forwarding of INTx messages from the downstream ports. Reset to 0b.
15:11	Reserved	RsvdP	Not Support.

## 7.2.4 PRIMARY STATUS REGISTER – OFFSET 04h

BIT	FUNCTION	TYPE	DESCRIPTION
18:16	Reserved	RsvdP	Not Support.
19	Interrupt Status	RO	Indicates that an INTx Interrupt Message is pending internally to the device. In the Switch, the forwarding of INTx messages from the downstream device of the Switch port is not reflected in this bit. Must be hardwired to 0b.
20	Capabilities List	RO	Set to 1 to enable support for the capability list (offset 34h is the pointer to the data structure). Reset to 1b.
21	66MHz Capable	RO	Does not apply to PCI Express. Must be hardwired to 0b.
22	Reserved	RO	Reset to 0b.
23	Fast Back-to-Back Capable	RO	Does not apply to PCI Express. Must be hardwired to 0b.
24	Master Data Parity Error	RWC	Set to 1 (by a requester) whenever a Parity error is detected or forwarded on the primary side of the port in a Switch. If the Parity Error Response Enable bit is cleared, this bit is never set. Reset to 0b.
26:25	DEVSEL# timing	RO	Does not apply to PCI Express. Must be hardwired to 0b.
27	Signaled Target Abort	RO	Set to 1 (by a completer) whenever completing a request on the primary side using the Completer Abort Completion Status. Reset to 0b.
28	Received Target Abort	RO	Set to 1 (by a requestor) whenever receiving a Completion with Completer Abort Completion Status on the primary side. Reset to 0b.
29	Received Master Abort	RO	Set to 1 (by a requestor) whenever receiving a Completion with Unsupported Request Completion Status on primary side. Reset to 0b.
30	Signaled System Error	RWC	Set to 1 when the Switch sends an ERR_FATAL or ERR_NONFATAL Message, and the SERR Enable bit in the Command register is 1. Reset to 0b.
31	Detected Parity Error	RWC	Set to 1 whenever the primary side of the port in a Switch receives a Poisoned TLP. Reset to 0b.





#### 7.2.5 REVISION ID REGISTER – OFFSET 08h

BIT	FUNCTION	TYPE	DESCRIPTION
7:0	Revision	RO	Indicates revision number of device. Hardwired to 05h.

#### 7.2.6 CLASS CODE REGISTER – OFFSET 08h

BIT	FUNCTION	TYPE	DESCRIPTION
15:8	Programming	RO	Read as 00h to indicate no programming interfaces have been defined for PCI-
	Interface		to-PCI Bridges.
23:16	Sub-Class Code	RO	Read as 04h to indicate device is a PCI-to-PCI Bridge.
31:24	Base Class Code	RO	Read as 06h to indicate device is a Bridge device.

### 7.2.7 CACHE LINE REGISTER – OFFSET 0Ch

BIT	FUNCTION	TYPE	DESCRIPTION
7:0	Cache Line Size	RW	The cache line size register is set by the system firmware and the operating system cache line size. This field is implemented by PCI Express devices as a RW field for legacy compatibility, but it has no impact on any PCI Express device functionality. Reset to 0b.

#### 7.2.8 PRIMARY LATENCY TIMER REGISTER – OFFSET 0Ch

BIT	FUNCTION	TYPE	DESCRIPTION
15:8	Primary Latency timer	RO	Does not apply to PCI Express. Must be hardwired to 00h.

### 7.2.9 HEADER TYPE REGISTER – OFFSET 0Ch

BIT	FUNCTION	TYPE	DESCRIPTION
23:16	Header Type	RO	Read as 01h to indicate that the register layout conforms to the standard PCI-to- PCI Bridge layout.

### 7.2.10 PRIMARY BUS NUMBER REGISTER – OFFSET 18h

BIT	FUNCTION	TYPE	DESCRIPTION
7:0	Primary Bus Number	RW	Indicates the number of the PCI bus to which the primary interface is connected. The value is set in software during configuration.
			Reset to 00h.

### 7.2.11 SECONDARY BUS NUMBER REGISTER – OFFSET 18h

BIT	FUNCTION	TYPE	DESCRIPTION
15:8	Secondary Bus Number	RW	Indicates the number of the PCI bus to which the secondary interface is connected. The value is set in software during configuration. Reset to 00h.





#### 7.2.12 SUBORDINATE BUS NUMBER REGISTER – OFFSET 18h

BIT	FUNCTION	TYPE	DESCRIPTION
23:16	Subordinate Bus Number	RW	Indicates the number of the PCI bus with the highest number that is subordinate to the Bridge. The value is set in software during configuration. Reset to 00h.

#### 7.2.13 SECONDARY LATENCY TIMER REGISTER – OFFSET 18h

BIT	FUNCTION	TYPE	DESCRIPTION
31:24	Secondary Latency Timer	RO	Does not apply to PCI Express. Must be hardwired to 00h.

### 7.2.14 I/O BASE ADDRESS REGISTER – OFFSET 1Ch

BIT	FUNCTION	TYPE	DESCRIPTION
3:0	32-bit Indicator	RO	Read as 01h to indicate 32-bit I/O addressing.
7:4	I/O Base Address [15:12]	RW	Defines the bottom address of the I/O address range for the Bridge to determine when to forward I/O transactions from one interface to the other. The upper 4 bits correspond to address bits [15:12] and are writable. The lower 12 bits corresponding to address bits [11:0] are assumed to be 0. The upper 16 bits corresponding to address bits [31:16] are defined in the I/O base address upper 16 bits address register. Reset to 0h.

### 7.2.15 I/O LIMIT ADDRESS REGISTER – OFFSET 1Ch

BIT	FUNCTION	TYPE	DESCRIPTION
11:8	32-bit Indicator	RO	Read as 01h to indicate 32-bit I/O addressing.
15:12	I/O Limit Address [15:12]	RW	Defines the top address of the I/O address range for the Bridge to determine when to forward I/O transactions from one interface to the other. The upper 4 bits correspond to address bits [15:12] and are writable. The lower 12 bits corresponding to address bits [11:0] are assumed to be FFFh. The upper 16 bits corresponding to address bits [31:16] are defined in the I/O limit address upper 16 bits address register. Reset to 0h.

## 7.2.16 SECONDARY STATUS REGISTER – OFFSET 1Ch

BIT	FUNCTION	TYPE	DESCRIPTION
20:16	Reserved	RsvdP	Not Support.
21	66MHz Capable	RO	Does not apply to PCI Express. Must be hardwired to 0b.
22	Reserved	RsvdP	Not Support.
23	Fast Back-to-Back Capable	RO	Does not apply to PCI Express. Must be hardwired to 0b.
24	Master Data Parity Error	RWC	Set to 1 (by a requester) whenever a Parity error is detected or forwarded on the secondary side of the port in a Switch. If the Parity Error Response Enable bit is cleared, this bit is never set. Reset to 0b.
26:25	DEVSEL_L timing	RO	Does not apply to PCI Express. Must be hardwired to 0b.
27	Signaled Target Abort	RO	Set to 1 (by a completer) whenever completing a request in the secondary side using Completer Abort Completion Status.





BIT	FUNCTION	TYPE	DESCRIPTION
			Reset to 0b.
28	Received Target Abort	RO	Set to 1 (by a requestor) whenever receiving a Completion with Completer Abort Completion Status in the secondary side. Reset to 0b.
29	Received Master Abort	RO	Set to 1 (by a requestor) whenever receiving a Completion with Unsupported Request Completion Status in secondary side. Reset to 0b.
30	Received System Error	RWC	Set to 1 when the Switch sends an ERR_FATAL or ERR_NONFATAL Message, and the SERR Enable bit in the Bridge Control register is 1. Reset to 0b.
31	Detected Parity Error	RWC	Set to 1 whenever the secondary side of the port in a Switch receives a Poisoned TLP. Reset to 0b.

# 7.2.17 MEMORY BASE ADDRESS REGISTER – OFFSET 20h

BIT	FUNCTION	TYPE	DESCRIPTION
3:0	Reserved	RsvdP	Not Support.
15:4	Memory Base Address [15:4]	RW	Defines the bottom address of an address range for the Bridge to determine when to forward memory transactions from one interface to the other. The upper 12 bits correspond to address bits [31:20] and are able to be written to. The lower 20 bits corresponding to address bits [19:0] are assumed to be 0. Reset to 000h.

## 7.2.18 MEMORY LIMIT ADDRESS REGISTER – OFFSET 20h

BIT	FUNCTION	TYPE	DESCRIPTION
19:16	Reserved	RsvdP	Not Support.
31:20	Memory Limit Address [31:20]	RW	Defines the top address of an address range for the Bridge to determine when to forward memory transactions from one interface to the other. The upper 12 bits correspond to address bits [31:20] and are writable. The lower 20 bits corresponding to address bits [19:0] are assumed to be FFFFFh. Reset to 000h.

### 7.2.19 PREFETCHABLE MEMORY BASE ADDRESS REGISTER – OFFSET 24h

BIT	FUNCTION	TYPE	DESCRIPTION
3:0	64-bit addressing	RO	Read as 0001b to indicate 64-bit addressing.
15:4	Prefetchable Memory Base Address [31:20]	RW	Defines the bottom address of an address range for the Bridge to determine when to forward memory read and write transactions from one interface to the other. The upper 12 bits correspond to address bits [31:20] and are writable. The lower 20 bits are assumed to be 0. The memory base register upper 32 bits contain the upper half of the base address. Reset to 000h.

## 7.2.20 PREFETCHABLE MEMORY LIMIT ADDRESS REGISTER – OFFSET 24h

BIT	FUNCTION	TYPE	DESCRIPTION
19:16	64-bit addressing	RO	Read as 0001b to indicate 64-bit addressing.





BIT	FUNCTION	TYPE	DESCRIPTION
31:20	Prefetchable Memory Limit Address [31:20]	RW	Defines the top address of an address range for the Bridge to determine when to forward memory read and write transactions from one interface to the other. The upper 12 bits correspond to address bits [31:20] and are writable. The lower 20 bits are assumed to be FFFFFh. The memory limit upper 32 bits register contains the upper half of the limit address. Reset to 000h.

# 7.2.21 PREFETCHABLE MEMORY BASE ADDRESS UPPER 32-BITS REGISTER – OFFSET 28h

BIT	FUNCTION	TYPE	DESCRIPTION
31:0	Prefetchable Memory Base Address, Upper 32-bits [63:32]	RW	Defines the upper 32-bits of a 64-bit bottom address of an address range for the Bridge to determine when to forward memory read and write transactions from one interface to the other. Reset to 0000_0000h.

# 7.2.22 PREFETCHABLE MEMORY LIMIT ADDRESS UPPER 32-BITS REGISTER – OFFSET 2Ch

BIT	FUNCTION	TYPE	DESCRIPTION
31:0	Prefetchable Memory Limit Address, Upper 32-bits [63:32]	RW	Defines the upper 32-bits of a 64-bit top address of an address range for the Bridge to determine when to forward memory read and write transactions from one interface to the other. Reset to 0000_0000h.

### 7.2.23 I/O BASE ADDRESS UPPER 16-BITS REGISTER - OFFSET 30h

BIT	FUNCTION	TYPE	DESCRIPTION
15:0	I/O Base Address, Upper 16-bits [31:16]	RW	Defines the upper 16-bits of a 32-bit bottom address of an address range for the Bridge to determine when to forward I/O transactions from one interface to the other.
			Reset to 0000h.

## 7.2.24 I/O LIMIT ADDRESS UPPER 16-BITS REGISTER – OFFSET 30h

BIT	FUNCTION	TYPE	DESCRIPTION
31:16	I/O Limit Address, Upper 16-bits [31:16]	RW	Defines the upper 16-bits of a 32-bit top address of an address range for the Bridge to determine when to forward I/O transactions from one interface to the other. Reset to 0000h.

## 7.2.25 CAPABILITY POINTER REGISTER – OFFSET 34h

BIT	FUNCTION	TYPE	DESCRIPTION
7:0	Capability Pointer	RO	Pointer points to the PCI power management registers. Reset to 40h.





## 7.2.26 INTERRUPT LINE REGISTER – OFFSET 3Ch

BIT	FUNCTION	TYPE	DESCRIPTION
7:0	Interrupt Line	RW	Reset to 00h.

## 7.2.27 INTERRUPT PIN REGISTER – OFFSET 3Ch

BIT	FUNCTION	TYPE	DESCRIPTION
15:8	Interrupt Pin	RO	The Switch implements INTA virtual wire interrupt signals to represent hot-plug events at downstream ports. The default value on the downstream ports may be changed by SMBus or auto-loading from EEPROM. Reset to 00h.

#### 7.2.28 BRIDGE CONTROL REGISTER – OFFSET 3Ch

BIT	FUNCTION	TYPE	DESCRIPTION
			0b: Ignore Poisoned TLPs on the secondary interface
16	Parity Error Response	RW	1b: Enable the Poisoned TLPs reporting and detection on the secondary interface
			Reset to 0b.
			0b: Disables the forwarding of EER_COR, ERR_NONFATAL and
			ERR_FATAL from secondary to primary interface
17	S_SERR# enable	RW	1b: Enables the forwarding of EER_COR, ERR_NONFATAL and ERR_FATAL from secondary to primary interface
			Reset to 0b.
			0b: Forwards downstream all I/O addresses in the address range defined by the
			I/O Base, I/O Base, and Limit registers
18	ISA Enable	RW	1b: Forwards upstream all I/O addresses in the address range defined by the I/O Base and Limit registers that are in the first 64KB of PCI I/O address space (top 768 bytes of each 1KB block)
			Reset to 0b.         0b: Ignores access to the VGA memory or IO address range
			1b: Forwards transactions targeted at the VGA memory or IO address range
			10. For wards transactions targeted at the VON memory of 10 address tange
10	VCAE 11	DW	VGA memory range starts from 000A 0000h to 000B FFFFh
19	VGA Enable	RW	VGA IO addresses are in the first 64KB of IO address space.
			AD [9:0] is in the ranges 3B0 to 3BBh and 3C0h to 3DFh.
			Reset to 0b.
			0b: Executes 10-bit address decoding on VGA I/O accesses
20	VGA 16-bit decode	RW	1b: Executes 16-bit address decoding on VGA I/O accesses
20	VGA 10-bit decode		
		<b>D</b> 0	Reset to 0b.
21	Master Abort Mode	RO	Does not apply to PCI Express. Must be hardwired to 0b.
			0b: Does not trigger a hot reset on the corresponding PCI Express Port 1b: Triggers a hot reset on the corresponding PCI Express Port
			At the downstream port, it asserts PORT RST# to the attached downstream
22	Secondary Bus Reset	RW	device.
			At the upstream port, it asserts the PORT_RST# at all the downstream ports.
			Reset to 0b.
23	Fast Back-to-Back Enable	RO	Does not apply to PCI Express. Must be hardwired to 0b.
24	Primary Master Timeout	RO	Does not apply to PCI Express. Must be hardwired to 0b.
25	Secondary Master Timeout	RO	Does not apply to PCI Express. Must be hardwired to 0b.
26	Master Timeout Status	RO	Does not apply to PCI Express. Must be hardwired to 0b.
27	Discard Timer	RO	Does not apply to PCI Express. Must be hardwired to 0b.
	2.50uru Timor	100	





BIT	FUNCTION	TYPE	DESCRIPTION
	SERR# enable		
31:28	Reserved	RsvdP	Not Support.

## 7.2.29 POWER MANAGEMENT CAPABILITY REGISTER – OFFSET 40h

BIT	FUNCTION	TYPE	DESCRIPTION
7:0	Enhanced Capabilities ID	RO	Read as 01h to indicate that these are power management enhanced capability registers.
15:8	Next Item Pointer	RO	At upstream ports, the pointer points to the Vital Protocol Data (VPD) capability register. At downstream ports, the pointer points to the Message capability register. Reset to 5Ch (Upstream port). Reset to 4Ch (Downstream ports).
18:16	Power Management Revision	RO	Read as 011b to indicate the device is compliant to Revision 1.2 of <i>PCI Power</i> Management Interface Specifications.
19	PME# Clock	RO	Does not apply to PCI Express. Must be hardwired to 0b.
20	Reserved	RsvdP	Not Support.
21	Device Specific Initialization	RO	Read as 0b to indicate Switch does not have device specific initialization requirements. The default value may be changed by SMBus or auto-loading from EEPROM.
24:22	AUX Current	RO	Reset as 111b to indicate the Switch needs 375 mA in D3 state. The default value may be changed by SMBus or auto-loading from EEPROM.
25	D1 Power State Support	RO	Read as 1b to indicate Switch supports the D1 power management state. The default value may be changed by SMBus or auto-loading from EEPROM.
26	D2 Power State Support	RO	Read as 1b to indicate Switch supports the D2 power management state. The default value may be changed by SMBus or auto-loading from EEPROM.
31:27	PME# Support	RO	Read as 11111b to indicate Switch supports the forwarding of PME# message in all power states. The default value may be changed by SMBus or auto-loading from EEPROM.

### 7.2.30 POWER MANAGEMENT DATA REGISTER - OFFSET 44h

BIT	FUNCTION	TYPE	DESCRIPTION
1:0	Power State	RW	Indicates the current power state of the Switch. Writing a value of D0 when the previous state was D3 cause a hot reset without asserting DWNRST_L. 00b: D0 state 01b: D1 state 10b: D2 state 11b: D3 hot state Reset to 00b.
2	Reserved	RsvdP	Not Support.
3	No_Soft_Reset	RO	When set, this bit indicates that device transitioning from D3hot to D0 does not perform an internal reset. When clear, an internal reset is performed when power state transits from D3hot to D0. This bit can be rewritten with EEPROM programming. The default value may be changed by SMBus or auto-loading from EEPROM. Reset to 1b.
7:4	Reserved	RsvdP	Not Support.
8	PME# Enable	RWS	When asserted, the Switch will generate the PME# message. Reset to 0b.
12:9	Data Select	RW	Select data registers. Reset to 0h.
14:13	Data Scale	RO	Reset to 00b.
15	PME status	ROS	Read as 0b as the PME# message is not implemented.





#### 7.2.31 PPB SUPPORT EXTENSIONS – OFFSET 44h

BIT	FUNCTION	TYPE	DESCRIPTION
21:16	Reserved	RsvdP	Not Support.
22	B2_B3 Support for D3 <sub>HOT</sub>	RO	Does not apply to PCI Express. Must be hardwired to 0b.
23	Bus Power / Clock Control Enable	RO	Does not apply to PCI Express. Must be hardwired to 0b.

#### 7.2.32 DATA REGISTER – OFFSET 44h

BIT	FUNCTION	TYPE	DESCRIPTION
31:24	Data Register	RO	Data Register. The default value may be changed by SMBus or auto-loading from EEPROM.
			Reset to 00h.

#### 7.2.33 MSI CAPABILITY REGISTER – OFFSET 4Ch (Downstream Port Only)

BIT	FUNCTION	TYPE	DESCRIPTION
7:0	Enhanced Capabilities ID	RO	Read as 05h to indicate that this is message signal interrupt capability register.
15:8	Next Item Pointer	RO	Pointer points to the Vendor specific capability register . Reset to 64h.

### 7.2.34 MESSAGE CONTROL REGISTER – OFFSET 4Ch (Downstream Port Only)

BIT	FUNCTION	TYPE	DESCRIPTION
16	MSI Enable	RW	<ul> <li>0b: The function is prohibited from using MSI to request service</li> <li>1b: The function is permitted to use MSI to request service and is prohibited from using its INTx # pin</li> <li>Reset to 0b.</li> </ul>
19:17	Multiple Message Capable	RO	Read as 000b.
22:20	Multiple Message Enable	RW	Reset to 000b.
23	64-bit address capable	RO	0b: The function is not capable of generating a 64-bit message address 1b: The function is capable of generating a 64-bit message address Reset to 1b.
31:24	Reserved	RsvdP	Not Support.

#### 7.2.35 MESSAGE ADDRESS REGISTER – OFFSET 50h (Downstream Port Only)

BIT	FUNCTION	TYPE	DESCRIPTION
1:0	Reserved	RsvdP	Not Support.
31:2	Message Address	RW	If the message enable bit is set, the contents of this register specify the DWORD aligned address for MSI memory write transaction.
			Reset to 0000_0000h.





# 7.2.36 MESSAGE UPPER ADDRESS REGISTER – OFFSET 54h (Downstream Port Only)

BIT	FUNCTION	TYPE	DESCRIPTION
31:0	Message Upper Address	RW	This register is only effective if the device supports a 64-bit message address is set. Reset to 0000 0000h.

#### 7.2.37 MESSAGE DATA REGISTER – OFFSET 58h (Downstream Port Only)

BIT	FUNCTION	TYPE	DESCRIPTION
15:0	Message Data	RW	Reset to 0000h.
31:16	Reserved	RsvdP	Not Support.

#### 7.2.38 VPD CAPABILITY REGISTER – OFFSET 5Ch (Upstream Port Only)

BIT	FUNCTION	TYPE	DESCRIPTION
7:0	Enhanced Capabilities ID	RO	Read as 03h to indicate that these are VPD enhanced capability registers. Reset to 03h.
15:8	Next Item Pointer	RO	Pointer points to the Vendor specific capability register (64h). Reset to 64h.
17:16	Reserved	RsvdP	Not Support.
23:18	VPD Address	RW	Contains DWORD address that is used to generate read or write cycle to the VPD table stored in EEPROM. Reset to 00 0000b.
30:24	Reserved	RsvdP	Not Support.
31	VPD operation	RW	<ul> <li>0b: Performs VPD read command to VPD table at the location as specified in VPD address. This bit is kept '0' and then set to '1' automatically after EEPROM cycle is finished</li> <li>1b: Performs VPD write command to VPD table at the location as specified in VPD address. This bit is kept '1' and then set to '0' automatically after EEPROM cycle is finished.</li> <li>Reset to 0b.</li> </ul>

#### 7.2.39 VPD DATA REGISTER – OFFSET 60h (Upstream Port Only)

BIT	FUNCTION	TYPE	DESCRIPTION
31:0	VPD Data	RW	<ul> <li>When read, it returns the last data read from VPD table at the location as specified in VPD Address.</li> <li>When written, it places the current data into VPD table at the location as specified in VPD Address.</li> <li>Reset to 0000 0000h.</li> </ul>

### 7.2.40 VENDOR SPECIFIC CAPABILITY REGISTER – OFFSET 64h

BIT	FUNCTION	TYPE	DESCRIPTION
7:0	Enhanced Capabilities ID	RO	Read as 09h to indicate that these are vendor specific capability registers.





BIT	FUNCTION	TYPE	DESCRIPTION
15:8	Next Item Pointer	RO	Pointer points to the SSID/SSVID capability register. Reset to B0h.
31:16	Length Information	RO	The length field provides the information for number of bytes in the capability structure (including the ID and Next pointer bytes). Reset to 0034h.

## 7.2.41 XPIP CSR0 – OFFSET 68h (Test Purpose Only)

BIT	FUNCTION	TYPE	DESCRIPTION
31:0	XPIP_CSR0	RW	Reset to 0400_1060h.

#### 7.2.42 XPIP CSR1 – OFFSET 6Ch (Test Purpose Only)

BIT	FUNCTION	TYPE	DESCRIPTION
31:0	XPIP_CSR1	RW	Reset to 0400_0800h.

## 7.2.43 REPLAY TIME-OUT COUNTER – OFFSET 70h

BIT	FUNCTION	TYPE	DESCRIPTION
11:0	User Replay Timer	RW	A 12-bit register contains a user-defined value. The default value may be changed by SMBus or auto-loading from EEPROM. Reset to 000h.
12	Enable User Replay Timer	RW	When asserted, the user-defined replay time-out value is be employed. The default value may be changed by SMBus or auto-loading from EEPROM. Reset to 0b.
13	Power Management Capability Disable	RO	The default value may be changed by SMBus or auto-loading from EEPROM. Reset to 0b.
14	MSI Capability Disable	RO	The default value may be changed by SMBus or auto-loading from EEPROM. Reset to 0b.
15	Reserved	RsvdP	Not Support.

### 7.2.44 ACKNOWLEDGE LATENCY TIMER – OFFSET 70h

BIT	FUNCTION	TYPE	DESCRIPTION
29:16	User ACK Latency Timer	RW	A 14-bit register contains a user-defined value. The default value may be changed by SMBus or auto-loading from EEPROM.
			Reset to 0000h.
30	Enable User ACK Latency	RW	When asserted, the user-defined ACK latency value is be employed. The default value may be changed by SMBus or auto-loading from EEPROM.
			Reset to 0b.
31	VGA Decode Enable	RO	Enable the VGA range decode.
			Reset to 1b.





# 7.2.45 SWITCH OPERATION MODE – OFFSET 74h (Upstream Port)

BIT	FUNCTION	TYPE	DESCRIPTION
0	Store-Forward	RW	When set, a store-forward mode is used. Otherwise, the chip is working under cut-through mode. The default value may be changed by SMBus or auto-loading from EEPROM.
			Reset to 0b.
2:1	Cut-through Threshold	RW	Cut-through Threshold. When forwarding a packet from low-speed port to high- speed mode, the chip provides the capability to adjust the forwarding threshold. The default value may be changed by SMBus or auto-loading from EEPROM. 00b: the threshold is set at the middle of forwarding packet 01b: the threshold is set ahead 1-cycle of middle point 10b: the threshold is set ahead 2-cycle of middle point. 11b: the threshold is set ahead 3-cycle of middle point. Reset to 01b.
3	Port Arbitration Mode	RW	When set, the round-robin arbitration will stay in the arbitrated port even if the credit is not enough but request is pending. When clear, the round-robin arbitration will always go to the requesting port, which the outgoing credit is enough for the packet queued in the port. The default value may be changed by SMBus or auto-loading from EEPROM. Reset to 0b.
4	Credit Update Mode	RW	When set, the frequency of releasing new credit to the link partner will be all types per update. When clear, the frequency of releasing new credit to the link partner will be type oriented per update. The default value may be changed by SMBus or auto-loading from EEPROM.
			Reset to 0b.
5	Ordering on Different Egress Port Mode	RW	When set, there has ordering rule on packets for different egress port. The default value may be changed by SMBus or auto-loading from EEPROM. Reset to 0b.
6	Ordering on Different Tag of Completion Mode	RW	When set, there has ordering rule between completion packet with different tag. The default value may be changed by SMBus or auto-loading from EEPROM. Reset to 0b.
7	Reserved	RsvdP	Not Support.
13:8	Power management Control parameter	RW	The default value may be changed by SMBus or auto-loading from EEPROM. Reset to 00 0001b.
14	RX Polarity Inversion Disable	RO	The default value may be changed by SMBus or auto-loading from EEPROM. Reset to 0b.
15	Compliance pattern Parity Control Disable	RO	The default value may be changed by SMBus or auto-loading from EEPROM. Reset to 0b.
20:16	C_DRV_LVL_3P5_ NOM	RO	The default value may be changed by SMBus or auto-loading from EEPROM. Reset to 1 0011b.
25:21	C_DRV_LVL_6P0_ NOM	RO	The default value may be changed by SMBus or auto-loading from EEPROM. Reset to 1 0011b.
30:26	C_DRV_LVL_HALF	RO	The default value may be changed by SMBus or auto-loading from EEPROM.
50.20	_NOM		Reset to 0 0010b.





## 7.2.46 SWITCH OPERATION MODE – OFFSET 74h (Downstream Port)

BIT	FUNCTION	TYPE	DESCRIPTION
7:0	Reserved	RsvdP	Not Support.
13:8	Power Management Control Parameter	RW	The default value may be changed by SMBus or auto-loading from EEPROM. Reset to 00_0001b.
14	RX Polarity Inversion Disable	HwInt RO	The default value may be changed by SMBus or auto-loading from EEPROM. Reset to the status of RXPOLINV_DIS strapped pin.
15	Compliance Pattern Parity Control Disable	RO	The default value may be changed by SMBus or auto-loading from EEPROM. Reset to 0b.
16:31	Reserved	RsvdP	Not Support.

### 7.2.47 XPIP\_CSR2 – OFFSET 78h

BIT	FUNCTION	TYPE	DESCRIPTION
15:0	XPIP_CSR2	RO	The default value may be changed by SMBus or auto-loading from EEPROM. Reset to 0080h.

## 7.2.48 PHY PARAMETER 1 – OFFSET 78h

BIT	FUNCTION	TYPE	DESCRIPTION
20:16	C_EMP_POST_ GEN1_3P5_NOM	RO	The default value may be changed by SMBus or auto-loading from EEPROM. Reset to 1_0101b.
25:21	C_EMP_POST_ GEN2_3P5_NOM	RO	The default value may be changed by SMBus or auto-loading from EEPROM. Reset to 1_0101b.
30:26	C_EMP_POST_ GEN2_6P0_NOM	RO	The default value may be changed by SMBus or auto-loading from EEPROM. Reset to 1_1101b.
31	Reserved	RsvdP	Not Support.

## 7.2.49 PHY PARAMETER 2 – OFFSET 7Ch

BIT	FUNCTION	TYPE	DESCRIPTION
3:0	C_TX_PHY_ LATENCY	RO	The default value may be changed by SMBus or auto-loading from EEPROM. Reset to 0111b.
6:4	C_REC_DETEC_ USEC	RO	The default value may be changed by SMBus or auto-loading from EEPROM. Reset to 010b.
7	Reserved	RsvdP	Not Support.
8	P_CDR_FREQLOOP _EN	RO	The default value may be changed by SMBus or auto-loading from EEPROM. Reset to 1b.
10:9	P_CDR_ THRESHOLD	RO	The default value may be changed by SMBus or auto-loading from EEPROM. Reset to 10b.
12:11	P_CDR_FREQLOOP _GAIN	RO	The default value may be changed by SMBus or auto-loading from EEPROM. Reset to 11b.
15:13	Reserved	RsvdP	Not Support.





BIT	FUNCTION	TYPE	DESCRIPTION
16	P_DRV_LVL_MGN_ DELATA_EN	RO	The default value may be changed by SMBus or auto-loading from EEPROM. Reset to 0b.
17	P_DRV_LVL_NOM_ DELATA_EN	RO	The default value may be changed by SMBus or auto-loading from EEPROM. Reset to 0b.
18	P_EMP_POST_MGN _DELATA_EN	RO	The default value may be changed by SMBus or auto-loading from EEPROM. Reset to 0b.
19	P_EMP_POST_NOM _DELATA_EN	RO	The default value may be changed by SMBus or auto-loading from EEPROM. Reset to 0b.
21:20	P_RX_SIGDET_LVL	RO	The default value may be changed by SMBus or auto-loading from EEPROM. Reset to 01b.
25:22	P_RX_EQ_1	RO	The default value may be changed by SMBus or auto-loading from EEPROM. Reset to 0110b.
29:26	P_RX_EQ_2	RO	The default value may be changed by SMBus or auto-loading from EEPROM. Reset to 1000b.
30	P_TXSWING	RO	The default value may be changed by SMBus or auto-loading from EEPROM. Reset to 0b.
31	Reserved	RsvdP	Not Support.

## 7.2.50 XPIP\_CSR3 – OFFSET 80h

BIT	FUNCTION	TYPE	DESCRIPTION
31:0	XPIP_CSR3	RW	The default value may be changed by SMBus or auto-loading from EEPROM.
	_		Reset to 000F_0000h.

## 7.2.51 XPIP\_CSR4 – OFFSET 84h

BIT	FUNCTION	TYPE	DESCRIPTION
31:0	XPIP_CSR4	RO	The default value may be changed by SMBus or auto-loading from EEPROM. Reset to 0000_0000h.

### 7.2.52 XPIP\_CSR5 – OFFSET 88h

BIT	FUNCTION	TYPE	DESCRIPTION
29:0	XPIP_CSR5	RO	The default value may be changed by SMBus or auto-loading from EEPROM. Reset to 7308_3333h (Upstream port). Reset to 3308_3333h (Downstream ports).
30	DO_CHG_DATA_ RATE_CTRL	RO	The default value may be changed by SMBus or auto-loading from EEPROM. Reset to 1b (Upstream Port). Reset to 0b (Downstream Ports).
31	Gen1_Cap_Only	RO	The default value may be changed by SMBus or auto-loading from EEPROM. 0b: GEN2 capability 1b: GEN1 capability Reset to 0b.





# 7.2.53 TL\_CSR – OFFSET 8Ch

BIT	FUNCTION	TYPE	DESCRIPTION
			The default value may be changed by SMBus or auto-loading from EEPROM.
0	TX_SOF_FORM	RO	
			Reset to 0b.
	PM Data Select		The default value may be changed by SMBus or auto-loading from EEPROM.
1	Register R/W	RO	
	Capability		Reset to 0b.
			The default value may be changed by SMBus or auto-loading from EEPROM.
2	FC_UPDATE_MODE	RO	
			Reset to 0b.
	4K Boundary Check		The default value may be changed by SMBus or auto-loading from EEPROM.
3	Enable	RO	
			Reset to 0b. The default value may be changed by SMBus or auto-loading from EEPROM.
4	FIFOEDD FIV GEI	DO	The default value may be changed by SMBus or auto-loading from EEPROM.
4	FIFOERR_FIX_SEL	RO	Posst to 1h
			Reset to 1b. The default value may be changed by SMBus or auto-loading from EEPROM.
5	MW Overpass Disable	RW	The default value may be changed by SMBus of auto-foading from EEPROM.
5	WW Overpass Disable	IX W	Reset to 0b.
			Disable the RO ordering rule.
	Ordering Frozen		The default value may be changed by SMBus or auto-loading from EEPROM
6	Disable	RW	The default value may be changed by birrbus of dato fouring from EET Row
	Disuble		Reset to 0b.
			The default value may be changed by SMBus or auto-loading from EEPROM.
7	GNT FAIL2IDLE	RO	The default value may be changed by Shibas of date fouring from EEF (Cont.
,			Reset to 1b.
			The trying number for doing change data rate. The default value may be changed
0.0	DO CHG DATACNT	DO	by SMBus or auto-loading from EEPROM.
8:9	_SEL	RO	
	_		Reset to 00b.
			Disable this port. The default value may be changed by SMBus or auto-loading
10	Port Disable	RO	from EEPROM.
10	T OIT DISable	RO	
			Reset to 0b.
11	Reserved	RsvdP	Not Support.
12	ARB_VCFLG_SEL	RO	Reset to 0b.
15:13	Reserved	RsvdP	Not Support.
			XPIP_CSR6 Value. The default value may be changed by SMBus or auto-
23:16	XPIP CSR6	RO	loading from EEPROM.
	_		Peast to 70h
			Reset to 79h. The default value may be changed by SMBus or auto-loading from EEPROM.
25:24	DEV TS CTD	RO	The default value may be changed by SMBUS or auto-loading from EEPROM.
23.24	REV_TS_CTR	кU	Reset to 00b.
			The default value may be changed by SMBus or auto-loading from EEPROM.
29:26	MAC Control	RO	The default value may be changed by Sivibus of auto-loading from EEPROM.
27.20	Parameter	NO	Reset to 0h.
30	Reserved	RsvdP	Not Support.
50	10001100	novui	The default value may be changed by SMBus or auto-loading from EEPROM.
31	P35_GEN2_MODE	RO	The demant value may be changed by Sivibus of auto-toading from EEFROW.
51		no	Reset to 0b.
I			

## 7.2.54 PHY PARAMETER 3 – OFFSET 90h

BIT	FUNCTION	TYPE	DESCRIPTION
6:0	PHY Parameter 3 (per lane)	RO	PHY's Lane mode. Reset to 00h.
14:7	Reserved	RsvdP	Not Support.
31:15	PHY Parameter 3 (global)	RO	PHY's delta value setting. Reset to 0 0001h.





#### 7.2.55 PHY PARAMETER 4 - OFFSET 94h

BIT	FUNCTION	TYPE	DESCRIPTION
15:0	PHY TX Margin	RO	Reset to 116Bh.
23:16	Multilane RXEQ	RO	Upstream p Port only. Reset to 86h. Reserved for Downstream Ports. Reset to 00h.
31:24	Reserved	RsvdP	Not Support.

## 7.2.56 OPERATION MODE – OFFSET 98h

BIT	FUNCTION	TYPE	DESCRIPTION
15:0	Operation mode	RO	{ 7'd0, SCAN_MODE, PKG_SEL[2:0], PHY_MODE, DEBUG_MODE, FAST_MODE, IDDQB, SROM_BYPASS}.
20:16	Clock buffer control	HwInt RO	<ul> <li>For Reference clock buffer control. The default value may be changed by the status of strapped pin, SMBus or auto-loading from EEPROM.</li> <li>Bit[20]: Reset to the status of CLKBUF_PD strapped pin.</li> <li>Bit[19:16]: Reset to Fh.</li> <li>Bit[20]: enable or disable reference clock outputs <ul> <li>0b: enable reference clock outputs</li> <li>1b: disable reference clock outputs</li> <li>Bit[19]: reserved</li> </ul> </li> <li>Bit[18:16]: enable or disable REFCLKO_P/N[2:0] <ul> <li>0b: disable</li> <li>1b: enable</li> </ul> </li> </ul>
31:21	Reserved	RsvdP	Not Support.

#### 7.2.57 SSID/SSVID CAPABILITY REGISTER – OFFSET B0h

BIT	FUNCTION	TYPE	DESCRIPTION
7:0	SSID/SSVID Capabilities ID	RO	Read as 0Dh to indicate that these are SSID/SSVID capability registers.
15:8	Next Item Pointer	RO	Pointer points to the PCI Express capability register.9 Reset to C0h.
31:16	Reserved	RsvdP	Not Support.

#### 7.2.58 SUBSYSTEM ID REGISTER – OFFSET B4h

BIT	FUNCTION	TYPE	DESCRIPTION
15:0	SSVID	RO	It indicates the sub-system vendor id. The default value may be changed by SMBus or auto-loading from EEPROM.
31:16	SSID	RO	Reset to 0000h. It indicates the sub-system device id. The default value may be changed by SMBus or auto-loading from EEPROM.
			Reset to 0000h.

## 7.2.59 GPIO CONTROL REGISTER – OFFSET B8h (Upstream Port Only)

BIT	FUNCTION	TYPE	DESCRIPTION
0	GPIO [0] Input	RO	State of GPIO [0] pin





BIT	FUNCTION	TYPE	DESCRIPTION
1	GPIO [0] Output Enable	RW	0b: GPIO [0] is an input pin 1b: GPIO [0] is an output pin
2	GPIO [0] Output Register	RW	Reset to 0b. Value of this bit will be output to GPIO [0] pin if GPIO [0] is configured as an output pin.
2	-	D ID	Reset to 0b.
3	Reserved	RsvdP	Not Support.
4	GPIO [1] Input	RO	State of GPIO [1] pin.
5	GPIO [1] Output Enable	RW	0b: GPIO [1] is an input pin 1b: GPIO [1] is an output pin Reset to 0b.
6	GPIO [1] Output Register	RW	Value of this bit will be output to GPIO [1] pin if GPIO [1] is configured as an output pin. Reset to 0b.
7	Reserved	RsvdP	Not Support.
8	GPIO [2] Input	RO	State of GPIO [2] pin
0		RU RU	0b: GPIO [2] is an input pin
9	GPIO [2] Output Enable	RW	1b: GPIO [2] is an input pin Reset to 0b.
10	GPIO [2] Output Register	RW	Value of this bit will be output to GPIO [2] pin if GPIO [2] is configured as an output pin.
			Reset to 0b.
11	Reserved	RsvdP	Not Support.
12	GPIO [3] Input	RO	State of GPIO [3] pin.
13	GPIO [3] Output Enable	RW	0b: GPIO [3] is an input pin 1b: GPIO [3] is an output pin Reset to 0b.
14	GPIO [3] Output Register	RW	Value of this bit will be output to GPIO [3] pin if GPIO [3] is configured as an output pin. Reset to 0b.
15	Reserved	RsvdP	Not Support.
16	GPIO [4] Input	RO	State of GPIO [4] pin.
17	GPIO [4] Output Enable	RW	0b: GPIO [4] is an input pin 1b: GPIO [4] is an output pin
18	GPIO [4] Output Register	RW	Reset to 0b. Value of this bit will be output to GPIO [4] pin if GPIO [4] is configured as an output pin.
			Reset to 0b.
19	Reserved	RsvdP	Not Support.
20	GPIO [5] Input	RO	State of GPIO [5] pin.
21	GPIO [5] Output Enable	RW	0b: GPIO [5] is an input pin 1b: GPIO [5] is an output pin
22	GPIO [5] Output Register	RW	Reset to 0b. Value of this bit will be output to GPIO [5] pin if GPIO [5] is configured as an output pin. Reset to 0b.
23	Reserved	RsvdP	Not Support.
23	GPIO [6] Input	RO	State of GPIO [6] pin.
25	GPIO [6] Output Enable	RW	0b: GPIO [6] is an input pin 1b: GPIO [6] is an output pin
			Reset to 0b.





BIT	FUNCTION	TYPE	DESCRIPTION
26	GPIO [6] Output Register	RW	Value of this bit will be output to GPIO [6] pin if GPIO [6] is configured as an output pin. Reset to 0b.
27	Reserved	RsvdP	Not Support.
28	GPIO [7] Input	RO	State of GPIO [7] pin.
29	GPIO [7] Output Enable	RW	0b: GPIO [7] is an input pin 1b: GPIO [7] is an output pin Reset to 0b.
30	GPIO [7] Output Register	RW	Value of this bit will be output to GPIO [7] pin if GPIO [7] is configured as an output pin. Reset to 0b.
31	Reserved	RsvdP	Not Support.

# 7.2.60 EEPROM CONTROL REGISTER – OFFSET BCh (Upstream Port Only)

BIT	FUNCTION	TYPE	DESCRIPTION
0	EEPROM Start	RW	Starts the EEPROM read or write cycle. Reset to 0b.
1	EEPROM Command	RW	Sends the command to the EEPROM. 0b: EEPROM read 1b: EEPROM write Reset to 0b.
2	EEPROM Error Status	RO	1b: EEPROM acknowledge was not received during the EEPROM cycle. Reset to 0b.
3	EEPROM Autoload Success	RO	0b: EEPROM autoload was unsuccessful or is disabled 1b: EEPROM autolad occurred successfully after RESET. Configuration registers were loaded with values in the EEPROM It will be cleared when read at this bit.
4	EEPROM Autoload Status	RO	0b: EEPROM autoload was unsuccessful or is disabled         1b: EEPROM autoload occurred successfully after PREST. Configuration         registers were loaded with values stored in the EEPROM         Reset to 0b.
5	EEPROM Autoload Disable	RW	0b: EEPROM autoload enabled 1b: EEPROM autoload disabled Reset to 1b.
7:6	EEPROM Clock Rate	RW	Determines the frequency of the EEPROM clock, which is derived from the primary clock. 00b: Reserved 01b: PEXCLK / 1024 (PEXCLK is 125MHz) 10b: Reserved 11b: Test Mode Reset to 01b.

# 7.2.61 EEPROM ADDRESS REGISTER – OFFSET BCh (Upstream Port Only)

BIT	FUNCTION	TYPE	DESCRIPTION
8	Reserved	RsvdP	Not Support.
15:9	EEPROM Address	RW	Contains the EEPROM address. Reset to 0.





#### 7.2.62 EEPROM DATA REGISTER – OFFSET BCh (Upstream Port Only)

BIT	FUNCTION	TYPE	DESCRIPTION
31:16	EEPROM Data	RW	Contains the data to be written to the EEPROM. After completion of a read cycle, this register will contain the data from the EEPROM.
			Reset to 0000h.

## 7.2.63 PCI EXPRESS CAPABILITY REGISTER - OFFSET C0h

BIT	FUNCTION	TYPE	DESCRIPTION
7:0	Enhanced Capabilities ID	RO	Read as 10h to indicate that these are PCI express enhanced capability registers.
15:8	Next Item Pointer	RO	Read as 00h. No other ECP registers.
19:16	Capability Version	RO	Read as 0010b to indicate the device is compliant to Revision .2.0a of <i>PCI Express Base Specifications</i> .
23:20	Device/Port Type	RO	Indicates the type of PCI Express logical device. Reset to 0101b (Upstream port). Reset to 0110b (Downstream ports).
24	Slot Implemented	HwInt RO	When set, indicates that the PCIe Link associated with this Port is connected to a slot. This field is valid for downstream port of the Switch. The default value may be changed by the status of strapped pin, SMBus or auto-loading from EEPROM. Reset to the status of SLOT_IMP strapped pin.
29:25	Interrupt Message Number	RO	Read as 0b. No MSI messages are generated in the transparent mode.
31:30	Reserved	RsvdP	Not Support.

## 7.2.64 DEVICE CAPABILITIES REGISTER – OFFSET C4h

BIT	FUNCTION	TYPE	DESCRIPTION
2:0	Max_Payload_Size Supported	HwInt RO	Indicates the maximum payload size that the device can support for TLPs. The default value may be changed by the status of strapped pin or auto-loading from EEPROM. Reset to 001b when PL_512B strapped pin is set to 0. Reset to 010b when PL_512B strapped pin is set to 1.
4:3	Phantom Functions Supported	RO	Indicates the support for use of unclaimed function numbers as Phantom functions. Read as 00b, since the Switch does not act as a requester. Reset to 00b.
5	Extended Tag Field Supported	RO	Indicates the maximum supported size of Tag field as a Requester. Read as 0, since the Switch does not act as a requester. Reset to 0b.
8:6	Endpoint L0s Acceptable Latency	RO	Acceptable total latency that an Endpoint can withstand due to the transition from L0s state to the L0 state. For Switch, the ASPM software would not check this value. Reset to 000b.
11:9	Endpoint L1 Acceptable Latency	RO	Acceptable total latency that an Endpoint can withstand due to the transition from L1 state to the L0 state. For Switch, the ASPM software would not check this value. Reset to 000b.
14:12	Reserved	RsvdP	Not Support.





BIT	FUNCTION	TYPE	DESCRIPTION
15	Role_Based Error Reporting	RO	When set, indicates that the device implements the functionality originally defined in the Error Reporting ECN. The default value may be changed by SMBus or auto-loading from EEPROM. Reset to 1b.
17:16	Reserved	RsvdP	Not Support.
25:18	Captured Slot Power Limit Value	RO	It applies to Upstream Port only. In combination with the Slot Power Limit Scale value, specifies the upper limit on power supplied by slot. This value is set by the Set_Slot_Power_Limit message or hardwired to 00h. Reset to 00h.
27:26	Captured Slot Power Limit Scale	RO	It applies to Upstream Port only. Specifies the scale used for the Slot Power Limit Value. This value is set by the Set_Slot_Power_Limit message or hardwired to 00b. Reset to 00b.
31:28	Reserved	RsvdP	Not Support.

### 7.2.65 DEVICE CONTROL REGISTER – OFFSET C8h

BIT	FUNCTION	TYPE	DESCRIPTION
			0b: Disable Correctable Error Reporting
0	Correctable Error	RW	1b: Enable Correctable Error Reporting
-	Reporting Enable		
			Reset to 0b. 0b: Disable Non-Fatal Error Reporting
	Non-Fatal Error		1b: Enable Non-Fatal Error Reporting
1	Reporting Enable	RW	10. Endole Ivon Fadar Error Reporting
			Reset to 0b.
			0b: Disable Fatal Error Reporting
2	Fatal Error Reporting	RW	1b: Enable Fatal Error Reporting
-	Enable	10.00	
			Reset to 0b. 0b: Disable Unsupported Request Reporting
	Unsupported Request		1b: Enable Unsupported Request Reporting
3	Reporting Enable	RW	10. Enable Onsupported Request Reporting
	Troporting Lincolo		Reset to 0b.
			When set, it permits the device to set the Relaxed Ordering bit in the attribute
	Enable Relaxed		field of transaction. Since the Switch can not either act as a requester or alter the
4	Ordering	RO	content of packet it forwards, this bit always returns '0' when read.
	e		Reset to 0b.
			This field sets maximum TLP payload size for the device. Permissible values
			that can be programmed are indicated by the Max Payload Size Supported in
			the Device Capabilities register. Any value exceeding the Max Payload Size
7:5	Max_Payload_Size	RW	Supported written to this register results into clamping to the Max_Payload_Size
			Supported value.
			Reset to 000b. Does not apply to PCI Express Switch. Returns '0' when read.
8	Extended Tag Field	RW	Does not apply to PCI Express Switch. Returns 0 when lead.
0	Enable	1	Reset to 0b.
	Dhantan Engeti		Does not apply to PCI Express Switch. Returns '0' when read.
9	Phantom Function Enable	RW	
	Enable		Reset to 0b.
			When set, indicates that a device is enabled to draw AUX power independent of
10	Auxiliary (AUX) Power PM Enable	RWS	PME AUX power.
	Power Pivi Enable		Reset to 0b.
. <u> </u>			





BIT	FUNCTION	TYPE	DESCRIPTION
11	Enable No Snoop	RO	When set, it permits to set the No Snoop bit in the attribute field of transaction. Since the Switch can not either act as a requester or alter the content of packet it forwards, this bit always returns '0' when read. Reset to 0b.
14:12	Max_Read_ Request_Size	RO	This field sets the maximum Read Request size for the device as a Requester. Since the Switch does not generate read request by itself, these bits are hardwired to 000b. Reset to 000b.
15	Reserved	RsvdP	Not Support.

## 7.2.66 DEVICE STATUS REGISTER – OFFSET C8h

BIT	FUNCTION	TYPE	DESCRIPTION
16	Correctable Error Detected	RW1C	Asserted when correctable error is detected. Errors are logged in this register regardless of whether error reporting is enabled or not in the Device Control register. Reset to 0b.
17	Non-Fatal Error Detected	RW1C	Asserted when non-fatal error is detected. Errors are logged in this register regardless of whether error reporting is enabled or not in the Device Control register. Reset to 0b.
18	Fatal Error Detected	RW1C	Asserted when fatal error is detected. Errors are logged in this register regardless of whether error reporting is enabled or not in the Device Control register. Reset to 0b.
19	Unsupported Request Detected	RW1C	Asserted when unsupported request is detected. Errors are logged in this register regardless of whether error reporting is enabled or not in the Device Control register. Reset to 0b.
20	AUX Power Detected	RO	Asserted when the AUX power is detected by the Switch Reset to 1b.
21	Transactions Pending	RO	Each port of Switch does not issue Non-posted Requests on its own behalf, so this bit is hardwired to 0b. Reset to 0b.
31:22	Reserved	RsvdP	Not Support.

## 7.2.67 LINK CAPABILITIES REGISTER – OFFSET CCh

BIT	FUNCTION	TYPE	DESCRIPTION
3:0	Maximum Link Speed	RO	Indicates the maximum speed of the Express link. 0001b: 2.5 Gb/s 0010b: 5.0 Gb/s Reset to 0010b.
9:4	Maximum Link Width	RO	Indicates the maximum width of the given PCIe Link. Reset to 000010b (x2) for Port 0. Reset to 000001b (x1) for Port 1. Reset to 000001b (x1) for Port 2.
11:10	Active State Power Management (ASPM) Support	RO	Indicates the level of ASPM supported on the given PCIe Link. Each port of Switch supports L0s and L1 entry. The default value may be changed by SMBus or auto-loading from EEPROM. Reset to 00b.





BIT	FUNCTION	TYPE	DESCRIPTION
14:12	L0s Exit Latency	RO	Indicates the L0s exit latency for the given PCIe Link. The length of time this port requires to complete transition from L0s to L0 is in the range of 256ns to less than 512ns. The default value may be changed by SMBus or auto-loading from EEPROM. Reset to 011b.
17:15	L1 Exit Latency	RO	Indicates the L1 exit latency for the given PCIe Link. The length of time this port requires to complete transition from L1 to L0 is in the range of 16us to less than 32us. The default value may be changed by SMBus or auto-loading from EEPROM. Reset to 000b.
19:18	Reserved	RsvdP	Not Support.
20	Data Link Layer Active Reporting Capable	RO	For a Downstream Port, this bit must be set to 1b if the component supports the optional capability of reporting the DL_Active state of the Data Link Control and Management State Machine. For a hot-plug capable Downstream Port, this bit must be set to 1b. For Upstream Port, this bit must be hardwired to 0b. Reset to 0b (Upstream port). Reset to 0b (Downstream ports).
21	Link BW Notify Cap	RO	Reset to 0b (Upstream port). Reset to 1b (Downstream ports).
23:21	Reserved	RsvdP	Not Support.
31:24	Port Number	RO	Indicates the PCIe Port Number for the given PCIe Link. The default value may be changed by SMBus or auto-loading from EEPROM. Reset to 00h for Port 0. Reset to 01h for Port 1. Reset to 02h for Port 2.

## 7.2.68 LINK CONTROL REGISTER – OFFSET D0h

BIT	FUNCTION	TYPE	DESCRIPTION
1:0	Active State Power Management (ASPM) Control	RW	00b: ASPM is Disabled 01b: L0s Entry Enabled 10b: L1 Entry Enabled 11b: L0s and L1 Entry Enabled Note that the receiver must be capable of entering L0s even when the field is disabled. Reset to 00b.
2	Reserved	RsvdP	Not Support.
3	Read Completion Boundary (RCB)	RO	Does not apply to PCI Express Switch. Returns '0' when read. Reset to 0b.
4	Link Disable	RW	At upstream port, it is not allowed to disable the link, so this bit is hardwired to '0'. For downstream ports, it disables the link when this bit is set. Reset to 0b.
5	Retrain Link	RW	At upstream port, it is not allowed to retrain the link, so this bit is hardwired to 0b. For downstream ports, it initiates Link Retraining when this bit is set. This bit always returns 0b when read.
6	Common Clock Configuration	RW	<ul><li>0b: The components at both ends of a link are operating with asynchronous reference clock</li><li>1b: The components at both ends of a link are operating with a distributed common reference clock</li><li>Reset to 0b.</li></ul>





BIT	FUNCTION	TYPE	DESCRIPTION
7	Extended Synch	RW	When set, it transmits 4096 FTS ordered sets in the L0s state for entering L0 state and transmits 1024 TS1 ordered sets in the L1 state for entering L0 state. Reset to 0b.
8	Reserved	RsvdP	Not Support.
9	HW autonomous width disable	RW	Reset to 0b.
10	Reserved	RO/RW	For upstream Port is RO and reset to0b. For downstream Port is RW and Reset to 0b.
11	Reserved	RO/RW	For upstream Port is RO and reset to0b. For downstream Port is RW and Reset to 0b.
15:12	Reserved	RsvdP	Not Support.

## 7.2.69 LINK STATUS REGISTER – OFFSET D0h

BIT	FUNCTION	ТҮРЕ	DESCRIPTION
19:16	Link Speed	RO	Indicate the negotiated speed of the Express link. 0001b: 2.5 Gb/s. 0010b: 5.0 Gb/s. Reset to 0010b.
25:20	Negotiated Link Width	RO	Indicates the negotiated width of the given PCIe link. Reset to 000010b (x2) for Port 0. Reset to 000001b (x1) for Port 1. Reset to 000001b (x1) for Port 2.
26	Training Error	RO	When set, indicates a Link training error occurred. This bit is cleared by hardware upon successful training of the link to the L0 link state. Reset to 0b.
27	Link Training	RO	When set, indicates the link training is in progress. Hardware clears this bit once link training is complete. Reset to 1b.
28	Slot Clock Configuration	HwInt RO	<ul> <li>Ob: the Switch uses an independent clock irrespective of the presence of a reference on the connector</li> <li>1b: the Switch uses the same reference clock that the platform provides on the connector</li> <li>The default value may be changed by the status of strapped pin, SMBus or autoloading from EEPROM.</li> <li>Reset to the status of SLOTCLK strapped pin.</li> </ul>
29	Data Link Layer Link Active	RO	Indicates the status of the Data Link Control and Management State Machine. It returns a 1b to indicate the DL_Active state, 0b otherwise.
31:30	Reserved	RsvdP	Not Support.





## 7.2.70 SLOT CAPABILITIES REGISTER (Downstream Port Only) – OFFSET D4h

BIT	FUNCTION	TYPE	DESCRIPTION
0	Attention Button Present	RO	When set, it indicates that an Attention Button is implemented on the chassis for this slot. The default value may be changed by SMBus or auto-loading from EEPROM.
			Reset to 0b.
1	Power Controller Present	RO	When set, it indicates that a Power Controller is implemented for this slot. The default value may be changed by SMBus or auto-loading from EEPROM. Reset to 0b.
2	Reserved	RsvdP	Not Support.
3	Attention Indicator Present	RO	When set, it indicates that an Attention Indicator is implemented on the chassis for this slot. The default value may be changed by SMBus or auto-loading from EEPROM.
			Reset to 0b.
4	Power Indicator Present	RO	When set, it indicates that a Power Indicator is implemented on the chassis for this slot. The default value may be changed by SMBus or auto-loading from EEPROM.
			Reset to 0b.
5	Hot-Plug Surprise	RO	When set, it indicates that a device present in this slot might be removed from the system without any prior notification. The default value may be changed by SMBus or auto-loading from EEPROM.
			Reset to 0b.
6	Hot-Plug Capable	RO	When set, it indicates that this slot is capable of supporting Hot-Plug operation. The default value may be changed by SMBus or auto-loading from EEPROM. Reset to 0b.
14:7	Slot Power Limit Value	RW	It applies to Downstream Port only. In combination with the Slot Power Limit Scale value, specifies the upper limit on power supplied by slot. Writes to this register also cause the Port to send the Set_Slot_Power_Limit message. The default value may be changed by SMBus or auto-loading from EEPROM. Reset to 00h.
16:15	Slot Power Limit Scale	RW	It applies to Downstream Port only. Specifies the scale used for the Slot Power Limit Value. Writes to this register also cause the Port to send the Set_Slot_Power_Limit message. The default value may be changed by SMBus or auto-loading from EEPROM.
10.17	D 1	D ID	Reset to 00b.
18:17	Reserved	RsvdP	Not Support.
31:19	Physical Slot Number	RO	It indicates the physical slot number attached to this Port. The default value may be changed by SMBus or auto-loading from EEPROM.
			Reset to 0000h.

# 7.2.71 SLOT CONTROL REGISTER (Downstream Port Only) – OFFSET D8h

BIT	FUNCTION	TYPE	DESCRIPTION
0	Attention Button Pressed Enable	RW	When set, it enables the generation of Hot-Plug interrupt or wakeup event on an attention button pressed event. Reset to 0b.
1	Power Fault Detected Enable	RW	When set, it enables the generation of Hot-Plug interrupt or wakeup event on a power fault event. Reset to 0b.
2	Reserved	RsvdP	Not Support.





BIT	FUNCTION	TYPE	DESCRIPTION
3	Presence Detect Changed Enable	RW	When set, it enables the generation of Hot-Plug interrupt or wakeup event on a presence detect changed event. Reset to 0b.
4	Command Completed Interrupt Enable	RW	When set, it enables the generation of Hot-Plug interrupt when the Hot-Plug Controller completes a command. Reset to 0b.
5	Hot-Plug Interrupt Enable	RW	When set, it enables generation of Hot-Plug interrupt on enabled Hot-Plug events. Reset to 0b.
7:6	Attention Indicator Control	RW	Controls the display of Attention Indicator. 00b: Reserved 01b: On 10b: Blink 11b: Off Writes to this register also cause the Port to send the ATTENTION_INDICATOR_* Messages. Reset to 11b.
9:8	Power Indicator Control	RW	Controls the display of Power Indicator. 00b: Reserved 01b: On 10b: Blink 11b: Off Writes to this register also cause the Port to send the POWER_INDICATOR_* Messages. Reset to 11b.
10	Power Controller Control	RW	0b: reset the power state of the slot (Power On) 1b: set the power state of the slot (Power Off) Reset to 0b.
11	Reserved	RsvdP	Not Support.
12	Data Link Layer State Changed Enable	RW	If the Data Link Layer Link Active capability is implemented, when set to 1b, this field enables software notification when Data Link Layer Link Active field is changed. Reset to 0b.
15:13	Reserved	RsvdP	Not Support.

# 7.2.72 SLOT STATUS REGISTER (Downstream Port Only) – OFFSET D8h

BIT	FUNCTION	TYPE	DESCRIPTION
16	Attention Button Pressed	RW1C	When set, it indicates the Attention Button is pressed. Reset to 0b.
17	Power Fault Detected	RW1C	When set, it indicates a Power Fault is detected. Reset to 0b.
18	MRL Sensor Changed	RO	When set, it indicates a MRL Sensor Changed is detected. Reset to 0b.
19	Presence Detect Changed	RW1C	When set, it indicates a Presence Detect Changed is detected. Reset to 0b.
20	Command Completed	RW1C	When set, it indicates the Hot-Plug Controller completes an issued command. Reset to 0b.





BIT	FUNCTION	TYPE	DESCRIPTION
21	MRL Sensor State	RO	Reflects the status of MRL Sensor. 0b: MRL Closed 1b: MRL Opened Reset to 0b.
22	Presence Detect State	HwInt RO	Indicates the presence of a card in the slot. 0b: Slot Empty 1b: Card Present in slot This register is implemented on all Downstream Ports that implement slots. For Downstream Ports not connected to slots (where the Slot Implemented bit of the PCI Express Capabilities register is 0b), this bit returns 1b. Reset to 0b when PRSNT strapped pin is set to 1. Reset to 1b when PRSNT strapped pin is set to 0.
23	Reserved	RsvdP	Not Support.
24	Data Link Layer State Changed	RW1C	This bit is set when the value reported in the Data Link Layer Link Active field of the Link Status register is changed.
31:25	Reserved	RsvdP	Not Support.

## 7.2.73 DEVICE CAPABILITIES REGISTER 2 – OFFSET E4h

BIT	FUNCTION	TYPE	DESCRIPTION
10:0	Device Capabilities 2	RO	Reset to 000h.
11	LTR Mechanism Supported	RO	A value of 1b indicates support for the optional Latency Tolerance Reporting (LTR) mechanism. Reset to 1b.
17:12	Device Capabilities 2	RO	Reset to 00h.
19:18	OBFF Supported	RO	This field indicates if OBFF is supported. Reset to 01b.
31:20	Device Capabilities 2	RO	Reset to 000h.

## 7.2.74 DEVICE CONTROL REGISTER 2 – OFFSET E8h

BIT	FUNCTION	TYPE	DESCRIPTION
9:0	Device Control 2	RO	Reset to 000h.
10	LTR Mechanism Enable	RW	Enable LTR Mechanism. Reset to 0b.
12:11	Device Control 2	RO	Reset to 00b.
14:13	OBFF Enable	RW	Enable OBFF Mechanism and select the signaling method. Reset to 00b.
15	Device Control 2	RO	Reset to 0b.

## 7.2.75 DEVIDE STATUS REGISTER 2 – OFFSET E8h

BIT	FUNCTION	TYPE	DESCRIPTION
31:16	Device status 2	RO	Reset to 0000h.





#### 7.2.76 LINK CAPABILITIES REGISTER 2 – OFFSET ECh

BIT	FUNCTION	TYPE	DESCRIPTION
31:0	Link Capabilities 2	RO	Reset to 0000_0000h.

#### 7.2.77 LINK CONTROL REGISTER 2 – OFFSET F0h

BIT	FUNCTION	TYPE	DESCRIPTION
3:0	Target Link Speed	RWS	Reset to 0010b.
4	Enter Compliance	RWS	Reset to 0b.
5	HW_AutoSpeed_Dis	RW	Reset to 0b.
6	Select_Deemp	RO	Reset to 0b (Upstream port). Reset to 1b (Downstream ports).
9:7	Tran_Margin	RWS	Reset to 000b.
10	Enter Modify Compliance	RWS	Reset to 0b.
11	Compliance SOS	RWS	Reset to 0b.
12	Compliance_Deemp	RWS	Reset to 0b.
15:13	Reserved	RO	Reset to 00b.

#### 7.2.78 LINK STATUS REGISTER 2 – OFFSET F0h

BIT	FUNCTION	TYPE	DESCRIPTION
16	Current De-emphasis	RO	Reset to 0b (Upstream port).
10	Level	no	Reset to 1b (Downstream ports).
31:17	Link Status 2	RO	Reset to 0000h.

#### 7.2.79 SLOT CAPABILITIES REGISTER 2 – OFFSET F4h

BIT	FUNCTION	TYPE	DESCRIPTION
31:0	Slot Capabilities 2	RO	Reset to 0000_0000h.

#### 7.2.80 SLOT CONTORL REGISTER 2 – OFFSET F8h

BIT	FUNCTION	TYPE	DESCRIPTION
15:0	Slot Control 2	RO	Reset to 0000h.

#### 7.2.81 SLOT STATUS REGISTER 2 – OFFSET F8h

BIT	FUNCTION	TYPE	DESCRIPTION
31:16	Slot Status 2	RO	Reset to 0000h.

# 7.2.82 PCI EXPRESS ADVANCED ERROR REPORTING CAPABILITY REGISTER – OFFSET 100h

BIT	FUNCTION	TYPE	DESCRIPTION
15:0	Extended	RO	Read as 0001h to indicate that these are PCI express extended capability
	Capabilities ID		registers for advance error reporting.





BIT	FUNCTION	TYPE	DESCRIPTION
19:16	Capability Version	RO	Read as 1h. Indicates PCI-SIG defined PCI Express capability structure version number.
31:20	Next Capability Offset	RO	Pointer points to the PCI Express Extended VC capability register. Reset to 140h.

# 7.2.83 UNCORRECTABLE ERROR STATUS REGISTER – OFFSET 104h

BIT	FUNCTION	TYPE	DESCRIPTION
0	Training Error Status	RW1CS	When set, indicates that the Training Error event has occurred.
	Ũ		Reset to 0b.
3:1	Reserved	RsvdP	Not Support.
4	Data Link Protocol Error Status	RW1CS	When set, indicates that the Data Link Protocol Error event has occurred. Reset to 0b.
11:5	Reserved	RsvdP	Not Support.
12	Poisoned TLP Status	RW1CS	When set, indicates that a Poisoned TLP has been received or generated. Reset to 0b.
13	Flow Control Protocol Error Status	RW1CS	When set, indicates that the Flow Control Protocol Error event has occurred. Reset to 0b.
14	Completion Timeout Status	RW1CS	When set, indicates that the Completion Timeout event has occurred. Reset to 0b.
15	Completer Abort Status	RW1CS	When set, indicates that the Completer Abort event has occurred. Reset to 0b.
16	Unexpected Completion Status	RW1CS	When set, indicates that the Unexpected Completion event has occurred. Reset to 0b.
17	Receiver Overflow Status	RW1CS	When set, indicates that the Receiver Overflow event has occurred. Reset to 0b.
18	Malformed TLP Status	RW1CS	When set, indicates that a Malformed TLP has been received. Reset to 0b.
19	ECRC Error Status	RW1CS	When set, indicates that an ECRC Error has been detected. Reset to 0b.
20	Unsupported Request Error Status	RW1CS	When set, indicates that an Unsupported Request event has occurred. Reset to 0b.
21	ACS Violation Status	RW1CS	When set, indicates that an ACS Violation event has occurred Reset to 0b.
31:21	Reserved	RsvdP	Not Support.

## 7.2.84 UNCORRECTABLE ERROR MASK REGISTER – OFFSET 108h

BIT	FUNCTION	TYPE	DESCRIPTION
0	Training Error Mask	RWS	When set, the Training Error event is not logged in the Header Log register and not issued as an Error Message to RC either. Reset to 0b.
3:1	Reserved	RsvdP	Not Support.
4	Data Link Protocol Error Mask	RWS	When set, the Data Link Protocol Error event is not logged in the Header Log register and not issued as an Error Message to RC either. Reset to 0b.
11:5	Reserved	RsvdP	Not Support.





BIT	FUNCTION	TYPE	DESCRIPTION
12	Poisoned TLP Mask	RWS	When set, an event of Poisoned TLP has been received or generated is not logged in the Header Log register and not issued as an Error Message to RC either.
			Reset to 0b.
13	Flow Control Protocol Error Mask	RWS	When set, the Flow Control Protocol Error event is not logged in the Header Log register and not issued as an Error Message to RC either.
			Reset to 0b.
14	Completion Timeout Mask	RWS	When set, the Completion Timeout event is not logged in the Header Log register and not issued as an Error Message to RC either.
			Reset to 0b.
15	Completer Abort Mask	RWS	When set, the Completer Abort event is not logged in the Header Log register and not issued as an Error Message to RC either.
	IVIASK		Reset to 0b.
			When set, the Unexpected Completion event is not logged in the Header Log
16	Unexpected Completion Mask	RWS	register and not issued as an Error Message to RC either.
	1		Reset to 0b.
17	Receiver Overflow Mask	RWS	When set, the Receiver Overflow event is not logged in the Header Log register and not issued as an Error Message to RC either.
	WINGK		Reset to 0b.
18	Malformed TLP	RWS	When set, an event of Malformed TLP has been received is not logged in the Header Log register and not issued as an Error Message to RC either.
	Mask		Reset to 0b.
			When set, an event of ECRC Error has been detected is not logged in the Header
19	ECRC Error Mask	RWS	Log register and not issued as an Error Message to RC either.
			Reset to 0b.
			When set, the Unsupported Request event is not logged in the Header Log
20	Unsupported Request Error Mask	RWS	register and not issued as an Error Message to RC either.
21		DUIG	Reset to 0b.
21	ACS Violation Mask	RWS	Reset to 0b
31:22	Reserved	RsvdP	Not Support.

## 7.2.85 UNCORRECTABLE ERROR SEVERITY REGISTER – OFFSET 10Ch

BIT	FUNCTION	TYPE	DESCRIPTION
0	Training Error Severity	RWS	0b: Non-Fatal 1b: Fatal Reset to 1b.
3:1	Reserved	RsvdP	Not Support.
4	Data Link Protocol Error Severity	RWS	0b: Non-Fatal 1b: Fatal Reset to 1b.
11:5	Reserved	RsvdP	Not Support.
12	Poisoned TLP Severity	RWS	0b: Non-Fatal 1b: Fatal Reset to 0b.
13	Flow Control Protocol Error Severity	RWS	0b: Non-Fatal 1b: Fatal Reset to 1b.
14	Completion Timeout Error Severity	RWS	0b: Non-Fatal 1b: Fatal Reset to 0b.





BIT	FUNCTION	TYPE	DESCRIPTION
15	Completer Abort Severity	RWS	0b: Non-Fatal 1b: Fatal Reset to 0b.
16	Unexpected Completion Severity	RWS	0b: Non-Fatal 1b: Fatal Reset to 0b.
17	Receiver Overflow Severity	RWS	0b: Non-Fatal 1b: Fatal Reset to 1b.
18	Malformed TLP Severity	RWS	0b: Non-Fatal 1b: Fatal Reset to 1b.
19	ECRC Error Severity	RWS	0b: Non-Fatal 1b: Fatal Reset to 0.
20	Unsupported Request Error Severity	RWS	0b: Non-Fatal 1b: Fatal Reset to 0b.
21	ACS Violation Severity	RWS	0b: Non-Fatal 1b: Fatal Reset to 0b.
31:21	Reserved	RsvdP	Not Support.

## 7.2.86 CORRECTABLE ERROR STATUS REGISTER – OFFSET 110 h

BIT	FUNCTION	TYPE	DESCRIPTION
0	Receiver Error Status	RW1CS	When set, the Receiver Error event is detected. Reset to 0b.
5:1	Reserved	RsvdP	Not Support.
6	Bad TLP Status	RW1CS	When set, the event of Bad TLP has been received is detected. Reset to 0b.
7	Bad DLLP Status	RW1CS	When set, the event of Bad DLLP has been received is detected. Reset to 0b.
8	REPLAY_NUM Rollover Status	RW1CS	When set, the REPLAY_NUM Rollover event is detected. Reset to 0b.
11:9	Reserved	RsvdP	Not Support.
12	Replay Timer Timeout Status	RW1CS	When set, the Replay Timer Timeout event is detected. Reset to 0b.
13	Advisory Non-Fatal Error Status	RW1CS	When set, the Advisory Non-Fatal Error event is detected. Reset to 0b.
31:14	Reserved	RsvdP	Not Support.

## 7.2.87 CORRECTABLE ERROR MASK REGISTER – OFFSET 114 h

BIT	FUNCTION	TYPE	DESCRIPTION
0	Receiver Error Mask	RWS	When set, the Receiver Error event is not logged in the Header Log register and not issued as an Error Message to RC either.
			Reset to 0b.





BIT	FUNCTION	TYPE	DESCRIPTION
5:1	Reserved	RsvdP	Not Support.
6	Bad TLP Mask	RWS	When set, the event of Bad TLP has been received is not logged in the Header Log register and not issued as an Error Message to RC either. Reset to 0b.
7	Bad DLLP Mask	RWS	When set, the event of Bad DLLP has been received is not logged in the Header Log register and not issued as an Error Message to RC either. Reset to 0b.
8	REPLAY_NUM Rollover Mask	RWS	When set, the REPLAY_NUM Rollover event is not logged in the Header Log register and not issued as an Error Message to RC either. Reset to 0b.
11:9	Reserved	RsvdP	Not Support.
12	Replay Timer Timeout Mask	RWS	When set, the Replay Timer Timeout event is not logged in the Header Log register and not issued as an Error Message to RC either. Reset to 0b.
13	Advisory Non-Fatal Error Mask	RWS	When set, the Advisory Non-Fatal Error event is not logged in the Header Long register and not issued as an Error Message to RC either. Reset to 1b.
31:14	Reserved	RsvdP	Not Support.

# 7.2.88 ADVANCE ERROR CAPABILITIES AND CONTROL REGISTER – OFFSET 118h

BIT	FUNCTION	TYPE	DESCRIPTION
4:0	First Error Pointer	ROS	It indicates the bit position of the first error reported in the Uncorrectable Error Status register. Reset to 0 0000b.
5	ECRC Generation Capable	RO	When set, it indicates the Switch has the capability to generate ECRC. Reset to 1b.
6	ECRC Generation Enable	RWS	When set, it enables the generation of ECRC when needed. Reset to 0b.
7	ECRC Check Capable	RO	When set, it indicates the Switch has the capability to check ECRC. Reset to 1b.
8	ECRC Check Enable	RWS	When set, the function of checking ECRC is enabled. Reset to 0b.
31:9	Reserved	RsvdP	Not Support.

### 7.2.89 HEADER LOG REGISTER – OFFSET From 11Ch to 128h

BIT	FUNCTION	TYPE	DESCRIPTION
31:0	1 <sup>st</sup> DWORD	ROS	Hold the 1st DWORD of TLP Header. The Head byte is in big endian.
63:32	2 <sup>nd</sup> DWORD	ROS	Hold the 2nd DWORD of TLP Header. The Head byte is in big endian.
95:64	3 <sup>rd</sup> DWORD	ROS	Hold the 3rd DWORD of TLP Header. The Head byte is in big endian.
127:96	4 <sup>th</sup> DWORD	ROS	Hold the 4th DWORD of TLP Header. The Head byte is in big endian.

### 7.2.90 PCI EXPRESS VIRTUAL CHANNEL CAPABILITY REGISTER – OFFSET 140h

BIT	FUNCTION	TYPE	DESCRIPTION
15:0	Extended Capabilities ID	RO	Read as 0002h to indicate that these are PCI express extended capability registers for virtual channel.





BIT	FUNCTION	TYPE	DESCRIPTION
19:16	Capability Version	RO	Read as 1h. Indicates PCI-SIG defined PCI Express capability structure version number.
31:20	Next Capability Offset	RO	Pointer points to the PCI Express Power Budgeting Capability register. Reset to 20Ch.

# 7.2.91 PORT VC CAPABILITY REGISTER 1 – OFFSET 144h

DIT	TUNCTION		PERCENTRAL
BIT	FUNCTION	TYPE	DESCRIPTION
2:0	Extended VC Count	HwInt	It indicates the number of extended Virtual Channels in addition to the default VC supported by the Switch. The default value may be changed by the status of strapped pin or auto-loading from EEPROM. Bit[2:1]: Reset to 00b. Bit[0]: Reset to the status of VC1 EN strapped pin.
3	Reserved	RsvdP	Not Support
6:4	Low Priority Extended VC Count	RO	It indicates the number of extended Virtual Channels in addition to the default VC belonging to the low-priority VC (LPVC) group. The default value may be changed by auto-loading from EEPROM. Reset to 000b.
7	Reserved	RsvdP	Not Support.
9:8	Reference Clock	RO	It indicates the reference clock for Virtual Channels that support time-based WRR Port Arbitration. Defined encoding is 00b for 100 ns reference clock. Reset to 00b.
11:10	Port Arbitration Table Entry Size	RO	Read as 10b to indicate the size of Port Arbitration table entry in the device is 4 bits. Reset to 10b.
31:12	Reserved	RsvdP	Not Support.

## 7.2.92 PORT VC CAPABILITY REGISTER 2 – OFFSET 148h

BIT	FUNCTION	TYPE	DESCRIPTION
7:0	VC Arbitration Capability	RO	It indicates the types of VC Arbitration supported by the device for the LPVC group. This field is valid when LPVC is greater than 0. The Switch supports Hardware fixed arbitration scheme, e.g., Round Robin and Weight Round Robin arbitration with 32 phases in LPVC. Reset to 03h if offset 144h.bit[0]=1. Reset to 00h if offset 144h.bit[0]=0.
23:8	Reserved	RsvdP	Not Support.
31:24	VC Arbitration Table Offset	RO	It indicates the location of the VC Arbitration Table as an offset from the base address of the Virtual Channel Capability register in the unit of DQWD (16 bytes). Reset to 03h if offset 144h.bit[0]=1. Reset to 00h if offset 144h.bit[0]=1.

## 7.2.93 PORT VC CONTROL REGISTER – OFFSET 14Ch

BIT	FUNCTION	TYPE	DESCRIPTION
0	Load VC Arbitration Table	RW	When set, the programmed VC Arbitration Table is applied to the hardware. This bit always returns 0b when read. Reset to 0b.





BIT	FUNCTION	TYPE	DESCRIPTION
3:1	VC Arbitration Select	RW	This field is used to configure the VC Arbitration by selecting one of the supported VC Arbitration schemes. The valid values for the schemes supported by Switch are 0b and 1b. Other value than these written into this register will be treated as default. Reset to 00b.
15:4	Reserved	RsvdP	Not Support.

## 7.2.94 PORT VC STATUS REGISTER – OFFSET 14Ch

BIT	FUNCTION	TYPE	DESCRIPTION
16	VC Arbitration Table Status	RO	When set, it indicates that any entry of the VC Arbitration Table is written by software. This bit is cleared when hardware finishes loading values stored in the VC Arbitration Table after the bit of "Load VC Arbitration Table" is set. Reset to 0b.
31:17	Reserved	RsvdP	Not Support.

# 7.2.95 VC RESOURCE CAPABILITY REGISTER (0) – OFFSET 150h

BIT	FUNCTION	TYPE	DESCRIPTION
7:0	Port Arbitration Capability	RO	It indicates the types of Port Arbitration supported by the VC resource. The Switch supports Hardware fixed arbitration scheme, e.g., Round Robin, Weight Round Robin (WRR) arbitration with 128 phases (3~4 enabled ports) and Time- based WRR with 128 phases (3~4 enabled ports). Note that the Time-based WRR is only valid in VC1. Reset to 09h.
13:8	Reserved	RsvdP	Not Support.
14	Advanced Packet Switching	RO	When set, it indicates the VC resource only supports transaction optimized for Advanced Packet Switching (AS). Reset to 0b.
15	Reject Snoop Transactions	RO	This bit is not applied to PCIe Switch. Reset to 0b.
22:16	Maximum Time Slots	RO	It indicates the maximum numbers of time slots (minus one) are allocated for Isochronous traffic. The default value may be changed by auto-loading from EEPROM. Reset to 7Fh.
23	Reserved	RsvdP	Not Support.
31:24	Port Arbitration Table Offset	RO	It indicates the location of the Port Arbitration Table (n) as an offset from the base address of the Virtual Channel Capability register in the unit of DQWD (16 bytes). Reset to 04h for Port Arbitration Table (0).

## 7.2.96 VC RESOURCE CONTROL REGISTER (0) – OFFSET 154h

BIT	FUNCTION	TYPE	DESCRIPTION
7:0	TC/VC Map	RW	This field indicates the TCs that are mapped to the VC resource. Bit locations within this field correspond to TC values. When the bits in this field are set, it means that the corresponding TCs are mapped to the VC resource. The default value may be changed by auto-loading from EEPROM. Reset to FFh.
15:8	Reserved	RsvdP	Not Support.





BIT	FUNCTION	TYPE	DESCRIPTION
16	Load Port Arbitration Table	RW	When set, the programmed Port Arbitration Table is applied to the hardware. This bit always returns 0b when read. Reset to 0b.
19:17	Port Arbitration Select	RW	This field is used to configure the Port Arbitration by selecting one of the supported Port Arbitration schemes. The permissible values for the schemes supported by Switch are 000b and 011b at VC0, other value than these written into this register will be treated as default. Reset to 000b.
23:20	Reserved	RsvdP	Not Support
26:24	VC ID	RO	This field assigns a VC ID to the VC resource. Reset to 000b.
30:27	Reserved	RsvdP	Not Support.
31	VC Enable	RW	0b: disables this Virtual Channel 1b: enables this Virtual Channel
			Reset to 1b.

## 7.2.97 VC RESOURCE STATUS REGISTER (0) – OFFSET 158h

BIT	FUNCTION	TYPE	DESCRIPTION
15:0	Reserved	RsvdP	Not Support.
16	Port Arbitration Table Status	RO	When set, it indicates that any entry of the Port Arbitration Table is written by software. This bit is cleared when hardware finishes loading values stored in the Port Arbitration Table after the bit of "Load Port Arbitration Table" is set. Reset to 0b.
17	VC Negotiation Pending	RO	When set, it indicates that the VC resource is still in the process of negotiation. This bit is cleared after the VC negotiation is complete. Reset to 0b.
31:18	Reserved	RsvdP	Not Support.

# 7.2.98 VC RESOURCE CAPABILITY REGISTER (1) – OFFSET 15Ch

BIT	FUNCTION	TYPE	DESCRIPTION
7:0	Port Arbitration Capability	RO	It indicates the types of Port Arbitration supported by the VC resource. The Switch supports Hardware fixed arbitration scheme, e.g., Round Robin, Weight Round Robin (WRR) arbitration with 128 phases (3~4 enabled ports) and Time- based WRR with 128 phases (3~4 enabled ports). Note that the Time-based WRR is only valid in VC1. Reset to 19h if offset 144h.bit[0]=1. Reset to 00h if offset 144h.bit[0]=0.
13:8	Reserved	RsvdP	Not Support.
14	Advanced Packet Switching	RO	When set, it indicates the VC resource only supports transaction optimized for Advanced Packet Switching (AS). Reset to 0b.
15	Reject Snoop Transactions	RO	This bit is not applied to PCIe Switch. Reset to 0b.
22:16	Maximum Time Slots	RO	It indicates the maximum numbers of time slots (minus one) are allocated for Isochronous traffic. The default value may be changed by auto-loading from EEPROM. Reset to 7Fh if offset 144h.bit[0]=1. Reset to 00h if offset 144h.bit[0]=0.
23	Reserved	RsvdP	Not Support.





BIT	FUNCTION	TYPE	DESCRIPTION
31:24	Port Arbitration Table Offset	RO	It indicates the location of the Port Arbitration Table (n) as an offset from the base address of the Virtual Channel Capability register in the unit of DQWD (16 bytes). Reset to 08h for Port Arbitration Table (1) if offset 144h.bit[0]=1. Reset to 00h if offset 144h.bit[0]=0.

# 7.2.99 VC RESOURCE CONTROL REGISTER (1) – OFFSET 160h

BIT	FUNCTION	ТҮРЕ	DESCRIPTION
7:0	TC/VC Map	RW (Exception for bit0)	This field indicates the TCs that are mapped to the VC resource. Bit locations within this field correspond to TC values. When the bits in this field are set, it means that the corresponding TCs are mapped to the VC resource. Bit 0 of this filed is read-only and must be set to "0" for the VC1. The default value may be changed by auto-loading from EEPROM. Reset to 00h.
15:8	Reserved	RsvdP	Not Support.
16	Load Port Arbitration Table	RW	When set, the programmed Port Arbitration Table is applied to the hardware. This bit always returns 0b when read. Reset to 0b.
19:17	Port Arbitration Select	RW	This field is used to configure the Port Arbitration by selecting one of the supported Port Arbitration schemes. The permissible values for the schemes supported by Switch are 000b, 011b and 100b at VC1, other value than these written into this register will be treated as default. Reset to 000b.
23:20	Reserved	RsvdP	Not Support.
26:24	VC ID	RW	This field assigns a VC ID to the VC resource. Reset to 001b if offset 144h.bit[0]=1. Reset to 000b if offset 144h.bit[0]=0.
30:27	Reserved	RsvdP	Not Support
31	VC Enable	RW	0b: disables this Virtual Channel 1b: enables this Virtual Channel Reset to 0b.

## 7.2.100 VC RESOURCE STATUS REGISTER (1) – OFFSET 164h

BIT	FUNCTION	TYPE	DESCRIPTION
15:0	Reserved	RsvdP	Not Support.
16	Port Arbitration Table Status	RO	When set, it indicates that any entry of the Port Arbitration Table is written by software. This bit is cleared when hardware finishes loading values stored in the Port Arbitration Table after the bit of "Load Port Arbitration Table" is set. Reset to 0b.
17	VC Negotiation Pending	RO	When set, it indicates that the VC resource is still in the process of negotiation. This bit is cleared after the VC negotiation is complete. Reset to 0b.
31:18	Reserved	RsvdP	Not Support.

#### 7.2.101 VC ARBITRATION TABLE REGISTER – OFFSET 170h

The VC arbitration table is a read-write register array that contains a table for VC arbitration. Each table entry allocates four bits, of which three bits are used to represent VC ID and one bit is reserved. A total of 32 entries are used to construct the VC arbitration table. The layout for this register array is shown below.





#### Table 7-1 Register Array Layout for VC Arbitration

31 - 28	27 - 24	23 - 20	19 - 16	15 - 12	11 - 8	7 - 4	3 - 0	Byte Location
Phase	Phase	Phase	Phase	Phase	Phase	Phase	Phase	00h
[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]	0011
Phase	Phase	Phase	Phase	Phase	Phase	Phase	Phase	04h
[15]	[14]	[13]	[12]	[11]	[10]	[9]	[8]	0411
Phase	Phase	Phase	Phase	Phase	Phase	Phase	Phase	08h
[23]	[22]	[21]	[20]	[19]	[18]	[17]	[16]	0811
Phase	Phase	Phase	Phase	Phase	Phase	Phase	Phase	0Ch
[31]	[30]	[29]	[28]	[27]	[26]	[25]	[24]	0Ch

# 7.2.102 PORT ARBITRATION TABLE REGISTER (0) and (1) – OFFSET 180h and 1C0h

The Port arbitration table is a read-write register array that contains a table for Port arbitration. Each table entry allocates two bits to represent Port Number. The table entry size is dependent on the number of enabled ports (refer to bit 10 and 11 of Port VC capability register 1). The arbitration table contains 128 entries if three or four ports are to be enabled. The following table shows the register array layout for the size of entry equal to two.

#### Table 7-2 Table Entry Size in 4 Bits

63 - 56	55 - 48	47 - 40	39 - 32	31 - 24	23 - 16	15 - 8	7 - 0	Byte Location
Phase	00h							
[15:14]	[13:12]	[11:10]	[9:8]	[7:6]	[5:4]	[3:2]	[1:0]	0011
Phase	08h							
[31:30]	[29:28]	[27:26]	[25:24]	[23:22]	[21:20]	[19:18]	[17:16]	0811
Phase	10h							
[47:46]	[45:44]	[43:42]	[41:40]	[39:38]	[37:36]	[35:34]	[33:32]	1011
Phase	18h							
[63:62]	[61:60]	[59:58]	[57:56]	[55:54]	[53:52]	[51:50]	[49:48]	1 811
Phase	20h							
[79:78]	[77:76]	[75:74]	[73:72]	[71:70]	[69:68]	[67:66]	[65:64]	2011
Phase	28h							
[95:94]	[93:92]	[91:90]	[89:88]	[87:86]	[85:84]	[83:82]	[81:80]	2011
Phase	30h							
[111:110]	[109:108]	[107:106]	[105:104]	[103:102]	[101:100]	[99:98]	[97:96]	5011
Phase	38h							
[127:126]	[125:124]	[123:122]	[121:120]	[119:118]	[117:116]	[115:114]	[113:112]	5811

# 7.2.103 PCI EXPRESS POWER BUDGETING CAPABILITY REGISTER – OFFSET 20Ch

BIT	FUNCTION	TYPE	DESCRIPTION
15:0	Extended Capabilities ID	RO	Read as 0004h to indicate that these are PCI express extended capability registers for power budgeting.
19:16	Capability Version	RO	Read as 1h. Indicates PCI-SIG defined PCI Express capability structure version number.
31:20	Next Capability Offset	RO	Pointer points to the PCI Express Extended ACS capability register or LTR capability register Reset to 230h (Upstream port). Reset to 220h (Downstream ports).





### 7.2.104 DATA SELECT REGISTER – OFFSET 210h

BIT	FUNCTION	TYPE	DESCRIPTION
7:0	Data Selection	RW	It indexes the power budgeting data reported through the data register. When 00h, it selects D0 Max power budget When 01h, it selects D0 Sustained power budget Other values would return zero power budgets, which means not supported Reset to 00h.
31:8	Reserved	RsvdP	Not Support.

## 7.2.105 POWER BUDGETING DATA REGISTER – OFFSET 214h

BIT	FUNCTION	TYPE	DESCRIPTION
7:0	Base Power	RO	It specifies the base power value in watts. This value represents the required power budget in the given operation condition. The default value may be changed by auto-loading from EEPROM. Reset to 04h.
9:8	Data Scale	RO	It specifies the scale to apply to the base power value. Reset to 00b.
12:10	PM Sub State	RO	It specifies the power management sub state of the given operation condition. It is initialized to the default sub state. Reset to 000b.
14:13	PM State	RO	It specifies the power management state of the given operation condition. It defaults to the D0 power state. Reset to 00b.
17:15	Туре	RO	It specifies the type of the given operation condition. It defaults to the Maximum power state. Reset to 111b.
20:18	Power Rail	RO	It specifies the power rail of the given operation condition. Reset to 010b.
31:21	Reserved	RsvdP	Not Support.

### 7.2.106 POWER BUDGET CAPABILITY REGISTER – OFFSET 218h

BIT	FUNCTION	TYPE	DESCRIPTION
0	System Allocated	RO	When set, it indicates that the power budget for the device is included within the system power budget. The default value may be changed by auto-loading from EEPROM. Reset to 0b.
31:1	Reserved	RsvdP	Not Support.

# 7.2.107 ACS EXTENDED CAPABILITY HEADER – OFFSET 220h (Downstream Port Only)

BIT	FUNCTION	TYPE	DESCRIPTION
15:0	PCI Express Extended Capability ID	RO	Read as 000Dh to indicate PCI Express Extended Capability ID for ACS Extended Capability.





PI7C9X2G304SI	
---------------	--

BIT	FUNCTION	TYPE	DESCRIPTION
19:16	Capability Version	RO	Read as 1h. Indicates PCI-SIG defined PCI Express capability structure version number.
31:20	Next Capability ID	RO	Read as 000h. No other ECP registers.

# 7.2.108 ACS CAPABILITY REGISTER – OFFSET 224h (Downstream Port Only)

BIT	FUNCTION	TYPE	DESCRIPTION
0	ACS Source Validation	RO	Indicated the implements of ACS Source Validation. Reset to 1b.
1	ACS Translation Blocking	RO	Indicated the implements of ACS Translation Blocking. Reset to 1b.
2	ACS P2P Request Redirect	RO	Indicated the implements of ACS P2P Request Redirect. Reset to 1b.
3	ACS P2P Completion Redirect	RO	Indicated the implements of ACS P2P Completion Redirect. Reset to 1b.
4	ACS Upstream Forwarding	RO	Indicated the implements of ACS Upstream Forwarding. Reset to 1b.
5	ACS P2P Egress control	RO	Indicated the implements of ACS P2P Egress control. Reset to 1b.
6	ACS Direct Translated P2P	RO	Indicated the implements of ACS Direct Translated P2P. Reset to 1b.
7	Reserved	RsvdP	Not Support.
15:8	Egress Control Vector Size	RO	Encodings 01h –FFh directly indicate the number of applicable bits in the Egress Control Vector. Reset to 08h.
16	ACS Source Validation Enable	RW	Enable the source validation. Reset to 0b.
17	ACS Translation Blocking Enable	RW	Enable ACS Translation Blocking. Reset to 0b.
18	ACS P2P Request Redirect	RW	Enable ACS P2P Request Redirect. Reset to 0b.
19	ACS P2P Completion Redirect Enable	RW	Enable ACS P2P Completion Redirect. Reset to 0b.
20	ACS Upstream Forwarding Enable	RW	Enable ACS Upstream Forwarding. Reset to 0b.
21	ACS P2P Egress control Enable	RW	Enable ACS P2P Egress control. Reset to 0b.
22	ACS Direct Translated P2P Enable	RW	Enable ACS Direct Translated P2P. Reset to 0b.
31:23	Reserved	RsvdP	Not Support.

## 7.2.109





### 7.2.110 EGRESS CONTROL VECTOR – OFFSET 228h (Downstream Port Only)

BIT	FUNCTION	TYPE	DESCRIPTION
7:0	Egress Control Vector	RW	When a given bit is set, peer-to-peer requests targeting the associated Port are blocked or redirected. Reset to 00h.
31:8	Reserved	RsvdP	Not Support.

# 7.2.111 LTR EXTENDED CAPABILITY HEADER – OFFSET 230h (Upstream Port Only)

BIT	FUNCTION	TYPE	DESCRIPTION
15:0	PCI Express Extended Capability	RO	Read as 0018h to indicate PCI Express Extended Capability ID for LTR Extended Capability.
	ID		
19:16	Capability Version	RO	Read as 1h. Indicates PCI-SIG defined PCI Express capability structure version number.
31:20	Next Capability ID	RO	Read as 000h. No other ECP registers.

### 7.2.112 MAX SNOOP LATENCY REGISTER – OFFSET 234h (Upstream Port Only)

BIT	FUNCTION	TYPE	DESCRIPTION
9:0	Max Snoop Latency Value	RW	.Specifies the maximum snoop latency that a device is permitted to request Reset to 000h.
12:10	Max Snoop Latency Scale	RW	This register provides a scale for the value contained within the Maximum Snoop Latency Value field Reset to 000b
15:13	Reserved	RsvdP	Not Support.

### 7.2.113 MAX NO-SNOOP LATENCY REGISTER – OFFSET 234h (Upstream Port Only)

BIT	FUNCTION	TYPE	DESCRIPTION
25:16	Max No-Snoop Latency Value	RW	.Specifies the maximum no-snoop latency that a device is permitted to request Reset to 000h.
28:26	Max No-Snoop Latency Scale	RW	This register provides a scale for the value contained within the Maximum No- Snoop Latency Value field Reset to 000b
31:29	Reserved	RsvdP	Not Support.





# 8 CLOCK SCHEME

The built-in integrated reference clock buffer of the PI7C9X2G304SL supports three reference clock outputs. It can be enabled and disabled by strapping the CLKBUF\_PD pin.

When CLKBUF\_PD pin is asserted low, the integrated reference clock buffer is enabled. The integrated reference clock buffer distributes a single 100MHz reference clock input to three reference clock output pairs, REFCLKO\_P[2:0] and REFCLKO\_N[2:0]. One of the integrated reference clock buffer output pairs of the Switch can be connected to the Switch through REFCLKP/N pins, and the other two integrated reference clock buffer outputs can be used by downstream devices.

Specified reference clock output pairs can be disabled through the Clock Buffer Control bits in the Operation Mode Register (offset 98h.bit[23:16]) via either SMBUS or EEPROM.

The integrated reference clock buffer requires an external 100MHz differential clock input pair through REFCLKI\_P and REFCLKI\_N pins as show in Table 8-1.

Table 8-1 AC Switching and DC Electrical Characteristics for REFCL	KI P/N and REFCLKO P/N[2:0]
Tuble 0 The Switching and De Electrical Characteristics for REFEE	

Symbol	Parameters	Min.	Тур.	Max.	Unit	Note
F <sub>IN</sub>	Reference Clock Frequency		100		MHz	
Trise/ T <sub>fall</sub>	Rise and Fall Time in 20-80%	175		700	ps	2
$\Delta T_{rise} / \Delta T_{fall}$	Rise and Fall Time Variation			125	ps	2
T <sub>pd</sub>	Propagation Delay	2.5		6.5	ns	
V <sub>HIGH</sub>	Voltage High including overshoot	660		1150	mV	2
V <sub>LOW</sub>	Voltage Low including undershoot	-300		V <sub>HIGH</sub> -0.5V	mV	2
V <sub>cross</sub>	Absolute crossing point voltage	250		550	mV	2
V <sub>swing</sub>	Voltage including overshoot	550		1800	mV	2, 4
T <sub>DC</sub>	Duty Cycle	45		55	%	3

Note:

1. Test configuration is  $Rs=33.2\Omega$ ,  $Rp=49.9\Omega$ , and 2pF.

2. Measurement taken from Single Ended waveform.

3. Measurement taken from Differential waveform.

4. If the reference clock input is HCSL type, it should use DC coupling; if not in HCSL protocol (ex: LVPECL, LVDS, etc), it should be AC coupling, and refer to application note to add application circuit to rebuild dc bias. If rebuild dc bias for the best 400mV, there is no limit on the V<sub>swing</sub>. However, there have two exceptions can be accepted:

a. If input is LVPECL, use ac-coupling and no rebuild dc bias, the min  $V_{swing}$  is 550mV (single ended).

b. If input is LVDS with 100 ohm cross at the inputs and use dc-coupling, the min V<sub>swing</sub> is 250mV (single ended).

When CLKBUF\_PD pin is asserted high, the clock buffer is disabled. PI7C9X2G304SL requires an external 100MHz different clock input pair through REFCLKP/N Pins as shown in Table 8-2.

Table 8-2 AC Switching and DC Electrical Characteristics for REFCLKP/N

Symbol	Parameters	Min.	Тур.	Max.	Unit	Note
Fin	Reference Clock Frequency		100		MHz	1, 2
Aj	Accuracy	-300		+300	ppm	3
T <sub>REFCLK-HF-RMS</sub>	> 1.5 MHz to Nyquist RMS jitter after applying PCIe filter function			3.1	ps RMS	3
T <sub>REFCLK-LF-RMS</sub>	10 kHz - 1.5 MHz RMS jitter			3.0	ps RMS	3
SSC freq	Spread Spectrum Clock frequency	30		33	kHz	3
T <sub>rise</sub> / T <sub>fall</sub>	Rise and Fall Time in 20-80%	175		700	ps	2
$\Delta T_{\text{rise}} / \Delta T_{\text{fall}}$	Rise and Fall Time Variation			125	ps	2
T <sub>pd</sub>	Propagation Delay	2.5		6.5	ns	





PI7C9X2G304SL

Symbol	Parameters	Min.	Тур.	Max.	Unit	Note
$V_{\text{HIGH}}$	Voltage High including overshoot	0.8			V	2
$V_{\text{LOW}}$	Voltage Low including undershoot			800	mV	2
V <sub>swing</sub>	Voltage including overshoot	300			mV	2
T <sub>DC</sub>	Duty Cycle	45		55	%	3
Note						

Note: 1. Does not include ±300ppm. Only certain clock frequencies will produce valid PCI Express data. 2. Measurement taken from Single-end waveform.

3. Measurement taken from Differential waveform.

4.As PCIe PHY accept CML type reference clock source and will rebuild command mode voltage by itself, it needs add ac-coupling.





# 9 IEEE 1149.1 COMPATIBLE JTAG CONTROLLER

An IEEE 1149.1 compatible Test Access Port (TAP) controller and associated TAP pins are provided to support boundary scan in PI7C9X2G304SL for board-level continuity test and diagnostics. The TAP pins assigned are TCK, TDI, TDO, TMS and TRST\_L. All digital input, output, input/output pins are tested except TAP pins.

### 9.1 INSTRUCTION REGISTER

The IEEE 1149.1 Test Logic consists of a TAP controller, an instruction register, and a group of test data registers including Bypass and Boundary Scan registers. The TAP controller is a synchronous 16-state machine driven by the Test Clock (TCK) and the Test Mode Select (TMS) pins. An independent power on reset circuit is provided to ensure the machine is in TEST\_LOGIC\_RESET state at power-up.

PI7C9X2G304SL implements a 5-bit Instruction register to control the operation of the JTAG logic. The defined instruction codes are shown in the following table. Those bit combinations that are not listed are equivalent to the BYPASS (11111) instruction.

Instruction	<b>Operation Code (binary)</b>	<b>Register Selected</b>	Operation
EXTEST	00000	Boundary Scan	Drives / receives off-chip test data
SAMPLE	00001	Boundary Scan	Samples inputs / pre-loads outputs
HIGHZ	00101	Bypass	Tri-states output and I/O pins except TDO pin
CLAMP	00100	Bypass	Drives pins from boundary-scan register and selects Bypass register for shifts
IDCODE	01100	Device ID	Accesses the Device ID register, to read manufacturer ID, part number, and version number
BYPASS	11111	Bypass	Selected Bypass Register
INT_SCAN	00010	Internal Scan	Scan test
PHY_TEST_SIG	01001	Private	Private
MEM_BIST	01010	Memory BIST	Memory BIST test

#### **Table 9-1 Instruction Register Codes**

### 9.2 BYPASS REGISTER

The required bypass register (one-bit shift register) provides the shortest path between TDI and TDO when a bypass instruction is in effect. This allows rapid movement of test data to and from other components on the board. This path can be selected when no test operation is being performed on the PI7C9X2G304SL.

### 9.3 DEVICE ID REGISTER

This register identifies Pericom as the manufacturer of the device and details the part number and revision number for the device.

Table	9-2	JTAG	Device	ID	Register
-------	-----	------	--------	----	----------

Bit	Туре	Value	Description
31-28	RO	0001	Version number
27-12	RO	0000010100001000	Last 4 digits (hex) of the die part number
11-1	RO	01000111111	Pericom identifier assigned by JEDEC
0	RO	1	Fixed bit equal to 1'b1





### 9.4 BOUNDARY SCAN REGISTER

The boundary scan register has a set of serial shift-register cells. A chain of boundary scan cells is formed by connected the internal signal of the PI7C9X2G304SL package pins. The VDD, VSS, and JTAG pins are not in the boundary scan chain. The input to the shift register is TDI and the output from the shift register is TDO. There are 4 different types of boundary scan cells, based on the function of each signal pin.

The boundary scan register cells are dedicated logic and do not have any system function. Data may be loaded into the boundary scan register master cells from the device input pins and output pin-drivers in parallel by the mandatory SAMPLE and EXTEST instructions. Parallel loading takes place on the rising edge of TCK.

# 9.5 JTAG BOUNDARY SCAN REGISTER ORDER

Boundary Scan Register Number	Pin Name	<b>Ball Location</b>	Туре	Tri-state Control Cel
0	DWNRST_L[1]	5	Output2	
1	DWNRST_L[2]	6	Output2	
2			Internal	
3	TEST1	9	Input	
4	PERST L	10	Input	
5	TEST2	16	Input	
6	TEST3	17	Birdir	12
7	VC1 EN	18	Birdir	12
8	PRSNT[1]	19	Birdir	12
9	PRSNT[2]	20	Birdir	12
10			Internal	
11	TEST4	22	Birdir	12
12			Control	
13	RXPOLINV DIS	24	Birdir	12
14	TEST5	25	Birdir	12
15	SMBCLK	26	Birdir	12
16	SMBDATA	27	Birdir	12
17	PWR SAV	28	Birdir	12
18	SLOTCLK	33	Birdir	12
19	GPIO[0]	36	Birdir	20
20	0110[0]	50	Control	20
20	CDIO[1]	35	Birdir	22
21	GPIO[1]	33	Control	
22	GPIO[2]	37	Birdir	24
23	GPIO[2]	37	Control	24
24 25	CDIO[2]	28	Birdir	26
	GPIO[3]	38		26
26	CDIO[4]	20	Control	20
27	GPIO[4]	39	Birdir	28
28	CDV0141	10	Control	
29	GPIO[5]	42	Birdir	30
30	an total	10	Control	
31	GPIO[6]	43	Birdir	32
32			Control	
33	GPIO[7]	44	Birdir	34
34	ax o m r	15	Control	
35	SLOT_IMP[1]	45	Birdir	45
36	SLOT_IMP[2]	46	Birdir	45
37			Internal	
38			Internal	
39	TEST6	51	Birdir	45
40			Internal	
41	PL_512B	53	Birdir	45
42			Internal	
43			Internal	

#### Table 9-3 JTAG Boundary Scan Register Definition





PI7C9X2G304SL

Boundary Scan Register Number	Pin Name	Ball Location	Туре	Tri-state Control Cell
44			Internal	
45			Control	
46			Internal	
47	CLKBUF_PD	60	Birdir	45
48			Internal	
49			Internal	
50			Internal	
51	EECLK	70	Output2	
52	EEPD	71	Birdir	53
53			Control	





# **10 POWER MANAGEMENT**

The PI7C9X2G304SL supports D0, D1, D2, D3-hot, and D3-cold Power States. The PCI Express Physical Link Layer of the PI7C9X2G304SL device supports the PCI Express Link Power Management with L0, L0s, L1, L2/L3 ready and L3 Power States.

During the transition from D3-hot to D3-cold state, the main power supplies of VDDC and VDDR are turned off to save power while keeping the VDDCAUX and VAUX with the auxiliary power supplies to maintain all necessary information to be restored to the full power D0 state. PI7C9X2G304SL has been designed to have sticky registers that are powered by auxiliary power supplies. PI7C9X2G304SL forwards power management messages to the upstream Switches or root complex.

PI7C9X2G304SL also supports ASPM (Active State Power Management) to facilitate the link power saving.





# **11 POWER SEQUENCE**

As long as PERST# is active, all PCI Express functions are held in reset. The main supplies ramp up to their specified levels (3.3V). Sometime during this stabilization time, the REFCLK starts and stabilizes. After there has been time (100 ms) for the power and clock to become stable, PERST# is deasserted high and the PCI Express functions can start up.

It is recommended to power up the I/O voltage (3.3V) first and then the core voltage (1.0V) or power up I/O voltage and core voltage simultaneously for both Aux and Main power rails.




Figure 11-1 Initial Power-Up Sequence

Power-down sequence is the reverse of power-up sequence





# **12 ELECTRICAL AND TIMING SPECIFICATIONS**

## 12.1 ABSOLUTE MAXIMUM RATINGS

#### **Table 12-1 Absolute Maximum Ratings**

(Above which the useful life may be impaired. For user guidelines, not tested.)

Item	Absolute Max. Rating
Storage Temperature (T <sub>store</sub> )	-65°C to 150°C
Junction Temperature (T <sub>i</sub> )	125 °C
Digital core and analog supply voltage to ground potential (VDDC, AVDD and VDDCAUX)	-0.3v to 1.5v
Digital I/O and analog high supply voltage to ground potential (VDDR, CVDDR, AVDDH and VAUX)	-0.3v to 4.0v
DC input voltage for Digital I/O signals	-0.3v to 4.0v

Note:

Stresses greater than those listed under MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods of time may affect reliability.

## **12.2 DC SPECIFICATIONS**

Table 12-2 DC	Electrical	Characteristics	

Description	Min.	Тур.	Max.	Unit
Digital Core Power	0.95	1.0	1.1	
Digital I/O Power	3.0	3.3	3.6	
Reference Clock Power	3.0	3.3	3.6	
Auxiliary Core Power	0.95	1.0	1.1	
Auxiliary I/O Power	3.0	3.3	3.6	
PCI Express Analog Power	0.95	1.0	1.1	V
PCI Express Analog High Voltage Power	3.0	3.3	3.6	
Input High Voltage	2.0		5.5	
Input Low Voltage	-0.3		0.8	
Output High Voltage	2.4			
Output Low Voltage			0.4	
Pull-up Resistor	63K	92K	142K	0
Pull-down Resistor	57K	91K	159K	Ω
PERST_L Slew Rate	50			mV/ns
	Digital Core Power Digital I/O Power Reference Clock Power Auxiliary Core Power Auxiliary I/O Power PCI Express Analog Power PCI Express Analog High Voltage Power Input High Voltage Input Low Voltage Output High Voltage Output High Voltage Pull-up Resistor Pull-down Resistor	Digital Core Power0.95Digital I/O Power3.0Reference Clock Power3.0Auxiliary Core Power0.95Auxiliary I/O Power3.0PCI Express Analog Power0.95PCI Express Analog High Voltage Power3.0Input High Voltage2.0Input Low Voltage-0.3Output High Voltage2.4Output Low Voltage63KPull-up Resistor63KPull-down Resistor57K	Digital Core Power0.951.0Digital I/O Power3.03.3Reference Clock Power3.03.3Auxiliary Core Power0.951.0Auxiliary I/O Power3.03.3PCI Express Analog Power0.951.0PCI Express Analog High Voltage Power3.03.3Input High Voltage2.03.0Input Low Voltage-0.30Output High Voltage2.40Pull-up Resistor63K92KPull-down Resistor57K91K	Digital Core Power         0.95         1.0         1.1           Digital I/O Power         3.0         3.3         3.6           Reference Clock Power         3.0         3.3         3.6           Auxiliary Core Power         0.95         1.0         1.1           Auxiliary Core Power         0.95         1.0         1.1           Auxiliary L/O Power         3.0         3.3         3.6           PCI Express Analog Power         0.95         1.0         1.1           PCI Express Analog High Voltage Power         3.0         3.3         3.6           Input High Voltage         2.0         5.5         5.5           Input Low Voltage         -0.3         0.8           Output High Voltage         2.4         -0.4           Pull-up Resistor         63K         92K         142K           Pull-down Resistor         57K         91K         159K

Note:

1. In order to support auxiliary power management fully, it is recommended to have VDDC and VDDCAUX separated.

 The min. value for PERST\_L Slew Rate is 50 mV/ns, which translates to the requirement that the time for PERST\_L from 0V to 3.3V should be less than 66 ns.

# 12.3 AC SPECIFICATIONS

#### Table 12-3 PCI Express Interface - Differential Transmitter (TX) Output (5.0 Gbps) Characteristics

Parameter	Symbol	Min	Тур	Max	Unit
Unit Interval	UI	199.94	200.0	200.06	ps
Differential p-p TX voltage swing	V <sub>TX-DIFF-P-P</sub>	800	-	-	mV ppd
Low power differential p-p TX voltage swing	V <sub>TX-DIFF-P-P-LOW</sub>	400	-	-	mV ppd
TX de-emphasis level ratio	V <sub>TX-DE-RATIO-3.5dB</sub>	-3.0	-	-4.0	dB





PI7C9X2G304SL

Parameter	Symbol	Min	Тур	Max	Unit
TX de-emphasis level ratio	V <sub>TX-DE-RATIO-6dB</sub>	-5.5		-6.5	dB
Transmitter Eye including all jitter sources	T <sub>TX-EYE</sub>	0.75	-	-	UI
TX deterministic jitter > 1.5 MHz	T <sub>TX-HF-DJ-DD</sub>	-	-	0.15	UI
TX RMS jitter < 1.5 MHz	T <sub>TX-LF-RMS</sub>	-	-	3.0	Ps RMS
Transmitter rise and fall time	T <sub>TX-RISE-FALL</sub>	0.15	-	-	UI
TX rise/fall mismatch	T <sub>RF-MISMATCH</sub>	-	-	0.1	UI
Maximum TX PLL Bandwidth	BW <sub>TX-PLL</sub>	-	-	16	MHz
Minimum TX PLL BW for 3dB peaking	BW <sub>TX-PLL-LO-3DB</sub>	8	-	-	MHz
TX PLL peaking with 8 MHz min BW	PKG <sub>TX-PLL1</sub>	-	-	3.0	dB
DC Differential TX Impedance	Z <sub>TX-DIFF-DC</sub>	80	-	120	Ω
Transmitter Short-Circuit Current Limit	I <sub>TX-SHORT</sub>	-	-	90	mA
TX DC Common Mode Voltage	V <sub>TX-DC-CM</sub>	0	-	3.6	V
Absolute Delta of DC Common Mode Voltage During L0 and Electrical Idle	VTX-CM-DC-ACTIVE-IDLE- DELTA	0	-	100	mV
Absolute Delta of DC Common Mode Voltage between D+ and D-	VTX-CM-DC-LINE-DELTA	0	-	25	mV
Electrical Idle Differential Peak Output Voltage	V <sub>TX-IDLE-DIFF-AC-p</sub>	0	-	20	mV
DC Electrical Idle Differential Output Voltage	V <sub>TX</sub> -IDLE-DIFF-DC	0	-	5	mV
The Amount of Voltage Change Allowed During Receiver Detection	V <sub>TX-RCV-DETECT</sub>	-	-	600	mV
Lane-to-Lane Output Skew	L <sub>TX-SKEW</sub>	-	-	500 ps + 4 UI	ps

### Table 12-4 PCI Express Interface - Differential Transmitter (TX) Output (2.5 Gbps) Characteristics

Parameter	Symbol	Min	Тур	Max	Unit
Unit Interval	UI	399.88	400.0	400.12	ps
Differential p-p TX voltage swing	V <sub>TX-DIFF-P-P</sub>	800	-	-	mV ppd
Low power differential p-p TX voltage swing	V <sub>TX-DIFF-P-P-LOW</sub>	400	-	-	mV ppd
TX de-emphasis level ratio	V <sub>TX-DE-RATIO</sub>	-3.0	-	-4.0	dB
Minimum TX eye width	T <sub>TX-EYE</sub>	0.75	-	-	UI
Maximum time between the jitter median and max deviation from the median	T <sub>TX-EYE-MEDIAN-to-MAX-</sub> JITTER	-	-	0.125	UI
Transmitter rise and fall time	T <sub>TX-RISE-FALL</sub>	0.125	-	-	UI
Maximum TX PLL Bandwidth	BW <sub>TX-PLL</sub>	-	-	22	MHz
Maximum TX PLL BW for 3dB peaking	BW <sub>TX-PLL-LO-3DB</sub>	1.5	-	-	MHz
Absolute Delta of DC Common Mode Voltage During L0 and Electrical Idle	V <sub>TX-CM-DC-ACTIVE-IDLE-</sub>	0	-	100	mV
Absolute Delta of DC Common Mode Voltage between D+ and D-	V <sub>TX-CM-DC-LINE-DELTA</sub>	0	-	25	mV
Electrical Idle Differential Peak Output Voltage	V <sub>TX-IDLE-DIFF-AC-p</sub>	0	-	20	mV
The Amount of Voltage Change Allowed During Receiver Detection	V <sub>TX-RCV-DETECT</sub>	-	-	600	mV
Transmitter DC Common Mode Voltage	V <sub>TX-DC-CM</sub>	0	-	3.6	V
Transmitter Short-Circuit Current Limit	I <sub>TX-SHORT</sub>	-	-	90	mA
DC Differential TX Impedance	Z <sub>TX-DIFF-DC</sub>	80	100	120	Ω
Lane-to-Lane Output Skew	L <sub>TX-SKEW</sub>	-	-	500 ps + 2 UI	ps

### Table 12-5 PCI Express Interface - Differential Receiver (RX) Input (5.0 Gbps) Characteristics

Parameter	Symbol	Min	Тур	Max	Unit
Unit Interval	UI	199.94	200.0	200.06	ps
Differential RX Peak-to-Peak Voltage	V <sub>RX-DIFF-PP-CC</sub>	120	-	1200	mV
Total jitter tolerance	TJ <sub>RX</sub>	0.68	-	-	UI
Receiver DC common mode impedance	Z <sub>RX-DC</sub>	40	-	60	Ω
RX AC Common Mode Voltage	V <sub>RX-CM-AC-P</sub>	-	-	150	mV
Electrical Idle Detect Threshold	V <sub>RX-IDLE-DET-DIFFp-p</sub>	65	-	175	mV





#### Table 12-6 PCI Express Interface - Differential Receiver (RX) Input (2.5 Gbps) Characteristics

Parameter	Symbol	Min	Тур	Max	Unit
Unit Interval	UI	399.88	400.0	400.12	ps
Differential RX Peak-to-Peak Voltage	V <sub>RX-DIFF-PP-CC</sub>	175	-	1200	mV
Receiver eye time opening	T <sub>RX-EYE</sub>	0.4	-	-	UI
Maximum time delta between median and deviation from median	T <sub>RX-EYE-MEDIAN-to-MAX-</sub> JITTER	-	-	0.3	UI
Receiver DC common mode impedance	Z <sub>RX-DC</sub>	40	-	60	Ω
DC differential impedance	Z <sub>RX-DIFF-DC</sub>	80	-	120	Ω
RX AC Common Mode Voltage	V <sub>RX-CM-AC-P</sub>	-	-	150	mV
DC input CM input impedance during reset or power down	Z <sub>RX-HIGH-IMP-DC</sub>	200	-	-	kΩ
Electrical Idle Detect Threshold	V <sub>RX-IDLE-DET-DIFFp-p</sub>	65	-	175	mV
Lane to Lane skew	L <sub>RX-SKEW</sub>	-	-	20	ns

## 12.4 OPERATING AMBIENT TEMPERATURE

#### Table 12-7 Operating Ambient Temperature

(Above which the useful life may be impaired.)			
Item	Min.	Max.	Units
Ambient Temperature with power applied	-40	85	°C
Note:			

Exposure to high temperature conditions for extended periods of time may affect reliability.

## **12.5 POWER CONSUMPTION**

Active Lane	1.0V	DDC	1.0V	AUX	1.0A	VDD	3.3AV	/DDH	3.3V	DDR	3.3V	AUX	Т	otal	Unit
per Port	Тур	Max	Тур	Max	Тур	Max	Тур	Max	Тур	Max	Тур	Max	Тур	Max	Unit
1/1/1	123.20	327.91	2.20	2.42	144.10	346.06	35.31	38.84	319.44	351.38	0.03	0.03	624.28	1,066.65	mW
1/1/1, ec <sup>1</sup>	123.20	327.91	2.20	2.42	144.10	346.06	35.31	38.84	6.60	7.26	0.03	0.03	311.44	722.52	mW

### Table 12-8 Power Consumption

Note:

<sup>1</sup>: Use external clock buffer, Disable internal clock buffer.

Test Conditions:

- Typical power measured under the conditions of 1.0V/3.3V power rail without device usage on all downstream ports.

- Maximum power measured under the conditions of 1.1V/ 3.63V with PCIe2 devices usage on all downstream ports.

- Ambient Temperature at 25°C

- Power consumption in the table is a reference, be affected by various environments, bus traffic and power supply etc.





# **13 THERMAL DATA**

The information described in this section is provided for reference only.

### **Table 13-1 Thermal Data**

Power (Watt)	T <sub>a</sub> (℃)	JEDEC Board	Airflow (m/s)	θ <sub>JA</sub> (°C/W)	Т <sub>і</sub> (°С)	θ <sub>JC</sub> (°C/W)
			0	25.5	109.5	
0.96	85	4-Layer	1	21.3	105.4	11.7
			2	19.9	104.1	

Note:

T<sub>a:</sub> Ambient Temperature 1.

2. T<sub>J</sub>: Junction Temperature Maximum allowable junction temperature =  $125^{\circ}C$ 3.

4.

 $\Theta_{JA}$ : Thermal Resistance, Junction-to-Ambient  $\Theta_{JC}$ : Thermal Resistance, Junction-to-Case 5.

6. Power measured under the conditions of 1.0V/ 3.3V with PCIe2 devices usage on all downstream ports


7. The shaded fields provide a recommendation that allows PI7C9X2G304SL to support Industrial Temperature Range.





# **14 PACKAGE INFORMATION**

The package of PI7C9X2G304SL is a 14mm x 14mm LQFP (128 Pin) package. The following are the package information and mechanical dimension:



07-0353

### Figure 14-1 Package Outline Drawing



YY: Year WW: Workweek 1st X: Assembly Code 2nd X: Fab Code Bar bove assy code means ULA BOM Bar above fabe code means Cu wire

### Figure 14-2 Part Marking





# **15 ORDERING INFORMATION**

Part Number	Temperature Range	Package Description	Pb-Free & Green
PI7C9X2G304SLBFDEX	-40° to 85°C (Industrial Temperature)	128-pin, Low Profile Quad Flat Package (LQFP)	Yes

Notes:

1. No purposely added lead. Fully EU Directive 2002/95/EC (RoHS), 2011/65/EU (RoHS 2) & 2015/863/EU (RoHS 3) compliant.

2. See https://www.diodes.com/quality/lead-free/ for more information about Diodes Incorporated's definitions of Halogen- and Antimony free, "Green" and Lead-free.

3. Halogen- and Antimony-free "Green" products are defined as those which contain <900ppm bromine, <900ppm chlorine (<1500ppm total Br + Cl) and <1000ppm antimony compounds.

