



PI4MSD5V9546A

## 4 Channel I2C bus Switch with Reset

## **Description**

The DIODES PI4MSD5V9546A is a quad bidirectional translating switch controlled via the I2C bus. The SCL/SDA upstream pair fans out to four downstream pairs, or channels. Any individual SCx/SDx channel or combination of channels can be selected, determined by the contents of the programmable control register.

An active LOW reset input allows the PI4MSD5V9546A to recover from a situation where one of the downstream buses is stuck in a LOW state. Pulling the RESET pin LOW resets the I2C bus state machine and causes all the channels to be deselected as does the internal Power-On Reset (POR) function.

The pass gates of the switches are constructed such that the VCC pin can be used to limit the maximum high voltage which is passed by the PI4MSD5V9546A. This allows the use of different bus voltages on each pair, so that1.2V, 1.8 V or 2.5 V or 3.3 V parts can communicate with 5 V parts without any additional protection. External pull-up resistors pull the bus up to the desired voltage level for each channel. All I/O pins are 5 V tolerant.

### **Features**

- 1-of-4 Bidirectional Translating Multiplexer
- I2C-bus Interface Logic
- Operating Power Supply Voltage: 1.65V to 5.5V
- Allows Voltage Level Translation between 1.2V, 1.8V, 2.5V, 3.3V and 5V Buses
- Low Standby Current
- Low Ron Switches
- Channel Selection via I2C bus
- Power-up with all Multiplexer Channels Deselected
- Capacitance Isolation when Channel Disabled
- No Glitch on Power-up
- Supports Hot Insertion
- 5V Tolerant Inputs
- 0 Hz to 400 kHz Clock Frequency
- ESD Protection exceeds 8000V HBM per JESD22-A114, and 1000V CDM per JESD22-C101
- Latch-up Testing is done to JEDEC Standard JESD78 which exceeds 100 mA
- Totally Lead-Free & Fully RoHS Compliant (Notes 1 & 2)
- Halogen and Antimony Free. "Green" Device (Note 3)
- For automotive applications requiring specific change control (i.e. parts qualified to AEC-Q100/101/104/200, PPAP capable, and manufactured in IATF 16949 certified facilities), please contact us or your local Diodes representative.

https://www.diodes.com/quality/product-definitions/

- Packaging (Pb-free & Green):
  - 16-Pin, TSSOP (L)
  - □ 16-Pin, 4mmx4mm, TQFN (ZY)

### Notes:

- 1. No purposely added lead. Fully EU Directive 2002/95/EC (RoHS), 2011/65/EU (RoHS 2) & 2015/863/EU (RoHS 3) compliant.
- 2. See https://www.diodes.com/quality/lead-free/ for more information about Diodes Incorporated's definitions of Halogen- and Antimony-free, "Green" and Lead-free.
- Halogen- and Antimony-free "Green" products are defined as those which contain <900ppm bromine, <900ppm chlorine (<1500ppm total Br + Cl) and <1000ppm antimony compounds.</li>



# **Block Diagram**






Figure 1. Block Diagram





# Pin Configuration





## **Pin Description**

Pin# (TSSOP)	Pin# (TQFN)	Pin Name	Type	Description
1	15	A0	Input	address input 0
2	16	A1	Input	address input 1
3	1	RESET	Input	active LOW reset pin
4	2	SD0	I/O	serial data 0
5	3	SC0	I/O	serial clock 0
6	4	SD1	I/O	serial data 1
7	5	SC1	I/O	serial clock 1
8	6	GND	Ground	supply ground
9	7	SD2	I/O	serial data 2
10	8	SC2	I/O	serial clock 2
11	9	SD3	I/O	serial data 3
12	10	SC3	I/O	serial clock 3
13	11	A2	Input	address input 2
14	12	SCL	I/O	serial clock line
15	13	SDA	I/O	serial data line
16	14	VCC	Power	supply voltage





## **Maximum Ratings**

Storage Temperature	-55°C to $+125$ °C
Supply Voltage Port B	-0.5V to $+6.0V$
Supply Voltage Port A	0.5V to +6.0V
DC Input Voltage	
Control Input Voltage (EN)	$-0.5V$ to $+6.0V$
Total Power Dissipation (1)	100mW
Input Current (EN, VCCA, VCCB, GND)	50mA
ESD: HBM Mode	8000V

#### Note:

Stresses greater than those listed under MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

# **Recommended Operation Conditions**

Symbol	Parameter	Min	Тур	Max	Unit
$V_{CC}$	V <sub>CCA</sub> Positive DC Supply Voltage	1.65		5.5	V
$V_{EN}$	Enable Control Pin Voltage	GND		5.5	V
$V_{IO}$	I/O Pin Voltage	GND		5.5	V
$\Delta t / \Delta V$	Input transition rise or fall time			10	ns/V
$T_A$	Operating Temperature Range	-40		+85	°C

## **DC Electrical Characteristics**

Unless otherwise specified, -40°C≤T<sub>A</sub>≤85°C, 1.1V≤Vcc≤3.6V

Symbol	Parameter	Conditions	VCC	Min	Тур	Max	Unit
Supply							
VCC	Supply Voltage			1.65		5.5	V
		operating mode; no	3.6V to 5.5V		65	100	uA
ICC	supply current	load; $V_I = VCC$ or	2.3V to 3.6V		20	50	uA
		GND; $fSCL = 100 \text{ kHz}$	1.65V to 2.3V		10	30	uA
		standby mode; VCC =	3.6V to 5.5V		0.3	1	uA
Istb	standby current	$3.6 \text{ V}$ ; no load; $V_I = VCC \text{ or GND}$ ; $fSCL = 0$	2.3V to 3.6V		0.1	1	uA
		kHz	1.65V to 2.3V		0.1	1	uA
VPOR <sup>[1]</sup>	power-on reset voltage	no load; $V_I = VCC$ or GND	3.6V to 5.5V		1.3	1.5	V
Input SCL	; input/output SDA						
V <sub>IL</sub>	LOW-level input voltage		1.65V to 5.5V	-0.5		+0.3V <sub>CC</sub>	V
$V_{IH}$	HIGH-level input		1.65V to 2V	0.75V <sub>CC</sub>		6	V
V <sub>IH</sub>	voltage		2V to 5.5V	$0.7V_{CC}$		6	V
$I_{OL}$	LOW-level output	$V_{OL} = 0.4V$	1.65V to 5.5V	3			mA
IOL	current	$V_{OL} = 0.6V$	1.65V to 5.5V	6			mA
$I_{\rm IL}$	LOW-level input current	$V_I = GND$	1.65V to 5.5V	-1		+1	uA
$I_{IH}$	HIGH-level input current	$V_I = VCC$	1.65V to 5.5V	-1		+1	uA
Ci	input capacitance	VI = GND	1.65V to 5.5V		12	13	pF
Pass Gate							
		$V_0 = 0.4 \text{ V}; I_0 = 15 \text{ mA}$	4.5 V to 5.5 V	4	9	24	Ω
Ron	ON-state resistance	v <sub>0</sub> - 0.4 v, 1 <sub>0</sub> - 13 IIIA	3V to 3.6V	5	11	31	Ω
KOII	On-state resistance	$V_0 = 0.4 \text{ V}$ : $I_0 = 10 \text{mA}$	2.3V to 2.7V	7	16	55	Ω
		$\mathbf{v}_0 - 0.4 \ \mathbf{v}; 1_0 = 10 \mathbf{mA}$	1.65V to 2V	9	20	70	Ω





## PI4MSD5V9546A

Symbol	Parameter	Conditions	VCC	Min	Тур	Max	Unit
			5V		3.6		V
			4.5V to 5.5V	2.8		4.5	V
			3.3V		2.2		V
V		Vin =VCC; Iout =	3V to 3.6V	1.6		2.8	V
Vpass	switch output voltage	-100uA	2.5V		1.5		V
			2.3V to 2.7V	1.1		2	V
			1.8V		0.9		V
			1.65V to 2V	0.54		1.3	V
$I_{L}$	leakage current	VI = VCC or GND	1.65V to 5.5V	-1		+1	uA
Cio	input/output capacitance	VI = VCC or GND	1.65V to 5.5V		3	5	pF
Select inpu	ıts A0, A1, A2						
V <sub>IL</sub>	LOW-level input voltage		1.65V to 5.5V	-0.5		+0.3V <sub>CC</sub>	V
V <sub>IH</sub>	HIGH-level input voltage		1.65V to 5.5V	0.7V <sub>CC</sub>		6	V
$I_{IL}$	LOW-level input current	$V_I = GND$	1.65V to 5.5V	-1		+1	uA
Ci	input capacitance	$V_{I} = GND$	1.65V to 5.5V		3	5	pF

## **AC Electrical characteristics**

Tamb = -40 °C to +85 °C; unless otherwise specified.

Symbol	Parameter	Conditions	VCC	Min	Тур	Max	Unit
$t_{PD}^{(1)}$	propagation delay	from SDA to SDx, or SCL to SCx	1.65V to 5.5V			0.3	ns
RESET							
tw(rst)L	LOW-level reset time			4			ns
trst	reset time	SDA clear		500			ns
t <sub>REC;STA</sub>	recovery time to START condition			0			ns

## Note:

# **12C Interface Timing Requirements**

Symbol	Parameter	10 1111111	rd Mode Bus	Fast I <sup>2</sup> C	Unit	
•		Min	Max	Min	Max	
fscl	I2C clock frequency	0	100	0	400	kHz
$t_{ m Low}$	I2C clock low time	4.7		1.3		μs
$t_{High}$	I2C clock high time	4		0.6		μs
$t_{SP}$	I2C spike time		50		50	ns
$t_{SU:DAT}$	I2C serial-data setup time	250		100		ns
$t_{HD:DAT} \\$	I2C serial-data hold time	0 [1]		0 [1]		μs
tr	I2C input rise time		1000		300	ns
tf	I2C input fall time		300		300	ns
$t_{\mathrm{BUF}}$	I2C bus free time between stop and start	4.7		1.3		μs
t <sub>SU:STA</sub>	I2C start or repeated start condition setup	4.7		0.6		μs

Note:
1. VCC must be lowered to 0.2 V for at least 5 us in order to reset part.

Pass gate propagation delay is calculated from the  $20\Omega$  typical Ron and the 15 pF load capacitance. Measurements taken with 1 k $\Omega$ pull-up resistor and 50 pF load.





Symbol	Parameter	Standard Mode I <sup>2</sup> C Bus		Fast Mode I <sup>2</sup> C Bus		Unit
·		Min	Max	Min	Max	
t <sub>HD:STA</sub>	I2C start or repeated start condition hold	4		0.6		μs
$t_{\rm SU:STO}$	I2C stop condition setup	4		0.6		μs
	Valid-data time (high to low) [2] SCL low to SDA output low valid		1		1	μs
t <sub>VD:DAT</sub>	Valid-data time (low to high) [2] SCL low to SDA output high valid		0.6		0.6	μs
t <sub>VD:ACK</sub>	Valid-data time of ACK condition ACK signal from SCL low to SDA output low		1		1	μs
Cb	I2C bus capacitive load	400			400	pF

#### Notes:

- 1. A device internally must provide a hold time of at least 300 ns for the SDA signal (referred to as the VIH min of the SCL signal), in order to bridge the undefined region of the falling edge of SCL.
- 2. Data taken using a 1-k $\Omega$  pullup resistor and 50-pF load Notes.




Figure 2. Definition of Timing on the I2C-bus



# **Application Information**




Figure 3. Typical Application

VCC	VPU1	VPU2
1.8V	1.5V-5.5V	1.5V-5.5V
2.5V	1.8V-5.5V	1.8V-5.5V
3.3V	2.7V-5.5V	2.7V-5.5V
5V	4.5V-5.5V	4.5V-5.5V

## Note:

If the device generating the interrupt has an open-drain output structure or can be 3-stated, a pull-up resistor is required. If the device generating the interrupt has a totem pole output structure and cannot be 3-stated, a pull-up resistor is not required. The interrupt inputs should not be left floating.





### **Device Addressing**

Following a START condition, the bus master must output the address of the slave it is accessing. The address of the PI4MSD5V9546A is shown in Figure 4. To conserve power, no internal pull-up resistors are incorporated on the hardware selectable address pins and they must be pulled HIGH or LOW.

The last bit of the slave address defines the operation to be performed. When set to logic 1, a read is selected while a logic 0 selects a write operation.




Figure 4. Device Address

## **Control Register**

Following the successful acknowledgement of the slave address, the bus master sends a byte to the PI4MSD5V9546A, which is stored in the control register. If the PI4MSD5V9546A receives multiple bytes, it saves the last byte received. This register can be written and read via the I2C-bus.bus.




Figure 5. Control Register

## **Control Register Definition**


One or several SCx/SDx downstream pair, or channel, is selected by the contents of the control register. This register is written after the PI4MSD5V9546A has been addressed. The 4 LSBs of the control byte are used to determine which channel is to be selected. When a channel is selected, the channel will become active after a STOP condition has been placed on the I2C-bus. This ensures that all SCx/SDx lines are in a HIGH state when the channel is made active, so that no false conditions are generated at the time of connection.

D6	D5	D4	В3	B2	B1	В0	Command										
v	v	v	v	v	v	0	channel 0 disabled										
		Λ	Λ	Λ	Λ	A   2	Λ	1	channel 0 enabled								
v	v	37	v	v	0	v	channel 1 disabled										
A	Λ	Λ	Λ	Λ	^		Λ	. A		A   A	X	X X		Λ	1	Λ	channel 1 enabled
v	v	v	v	v	X	v	0	v	v	channel 2 disabled							
Λ	Λ	Λ	Λ Λ	Λ		1	Λ	Λ	channel 2 enabled								
v	v	v	0	X	v	v	channel 3 disabled										
Λ	Λ	Λ	1		Λ	Λ	Λ	Λ	Λ	Λ	Λ	Λ	X	Λ	X	Λ	channel 3 enabled
0	0	0	0	0	0	0	no channel selected; power-up/reset default state										
	D6 X X X X	D6         D5           X         X           X         X           X         X           X         X	D6         D5         D4           X         X         X           X         X         X           X         X         X           X         X         X	D6         D5         D4         B3           X         X         X         X           X         X         X         X           X         X         X         X           X         X         X         X           X         X         X         X	D6         D5         D4         B3         B2           X         X         X         X         X           X         X         X         X         X           X         X         X         X         X           X         X         X         X         0         1           X         X         X         X         1         X	D6         D5         D4         B3         B2         B1           X         X         X         X         X         X           X         X         X         X         X         0         1           X         X         X         X         X         X         X           X         X         X         X         X         X         X         X	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$										

Control Register: Write—channel selection; Read—channel status.

Remark: Several channels can be enabled at the same time. Example: B3 = 0, B2 = 1, B1 = 1, B0 = 0, means that channel 0 and channel 3 are disabled and channel 1 and channel 2 are enabled. Care should be taken not to exceed the maximum bus capacitance.







## **RESET** Input

The RESET input is an active LOW signal which may be used to recover from a bus fault condition. By asserting this signal LOW for a minimum of tw(rst)L, the PI4MSD5V9546A will reset its registers and I2C-bus state machine and will deselect all channels. The RESET input must be connected to VCC through a pull-up resistor.

### **Power-on Reset**

When power is applied to VCC, an internal Power-On Reset (POR) holds the PI4MSD5V9546A in a reset condition until VCC has reached VPOR. At this point, the reset condition is released and the PI4MSD5V9546A registers and I2C-bus state machine are initialized to their default states (all zeroes) causing all the channels to be deselected. Thereafter, VCC must be lowered below 0.2 V to reset the device.

## **Voltage Translation**

The pass gate transistors of the PI4MSD5V9546A are constructed such that the VCC voltage can be used to limit the maximum voltage that is passed from one I2C-bus to another.




Figure 6. Vpass voltage VS Vcc

Figure 6 shows the voltage characteristics of the pass gate transistors (note that the graph was generated using the data specified in Section "DC Electrical characteristics" of this data sheet).

In order for the PI4MSD5V9546A to act as a voltage translator, the Vpass voltage should be equal to, or lower than the lowest bus voltage. For example, if the main bus was running at 5V, and the downstream buses were 3.3V and 2.7V, then Vpass should be equal to or below 2.7V to clamp the downstream bus voltages effectively.

Looking at Figure 6, we see that Vpass (max) is at 2.7V when the PI4MSD5V9546A supply voltage is 3.5V or lower so the PI4MSD5V9546A supply voltage could be set to 3.3V. Pull-up resistors can then be used to bring the bus voltages to their appropriate levels

## **I2C BUS**

The I2C-bus is for 2-way, 2-line communication between different ICs or modules. The two lines are a serial data line (SDA) and a serial clock line (SCL). Both lines must be connected to a positive supply via a pull-up resistor when connected to the output stages of a device. Data transfer may be initiated only when the bus is not busy.

One data bit is transferred during each clock pulse. The data on the SDA line must remain stable during the HIGH period of the clock pulse as changes in the data line at this time are interpreted as control signals






Figure 7. Bit Transfer

Both data and clock lines remain HIGH when the bus is not busy. A HIGH-to-LOW transition of the data line while the clock is HIGH is defined as the START condition (S). A LOW-to-HIGH transition of the data line while the clock is HIGH is defined as the STOP condition (P)




Figure 8. Definition of Start and Stop Conditions

A device generating a message is a 'transmitter', a device receiving is the 'receiver'. The device that controls the message is the 'master' and the devices which are controlled by the master are the 'slaves'




Figure 9. System Configuration

The number of data bytes transferred between the START and the STOP conditions from transmitter to receiver is not limited. Each byte of 8 bits is followed by one acknowledge bit. The acknowledge bit is a HIGH level put on the bus by the transmitter, whereas the master generates an extra acknowledge related clock pulse.

A slave receiver which is addressed must generate an acknowledge after the reception of each byte. Also, a master must generate an acknowledge after the reception of each byte that has been clocked out of the slave transmitter. The device that acknowledges has to pull down the SDA line during the acknowledge clock pulse so that the SDA line is stable LOW during the HIGH period of the acknowledge related clock pulse; set-up and hold times must be taken into account.

A master receiver must signal an end of data to the transmitter by not generating an acknowledge on the last byte that has been clocked out of the slave. In this event, the transmitter must leave the data line HIGH to enable the master to generate a STOP condition.






Figure 10. Acknowledgment on I2C Bus

Data is transmitted to the PI4MSD5V9546A control register using the write mode shown in bellow




Figure 11. Write Control Register

Data is transmitted to the PI4MSD5V9546A control register using the write mode shown in bellow




Figure 12. Read Control Register





## **Part Marking**

## L Package

PI4MSD5V 9546ALE YYWWXX

1st Y: Die Rev 2nd Y: Year WW: Workweek 1st X: Assembly Site Code 2nd X: Fab Site Code Bar above fab code means Cu wire

Bar above "I" is keep some marking with previous porduct, not means Fab3

DIAMODE

**ZY** Package

PĪ4MSD5V 9546AZYE YYYWWJG


1st Y: Die Rev YYWW: Date Code (Year & Work Week) J: Assembly Site Code G: Wafer Fab Site Code Bar above "I" means Fab3 of MGN






## **Packaging Mechanical**

## 16-TSSOP (L)










### 16-TQFN (ZY)



For latest package info.

Please check: http://www.diodes.com/design/support/packaging/pericom-packaging/packaging-mechanicals-and-thermal-characteristics/.

## **Ordering Information**

Part Number	Package Code	Package Description
PI4MSD5V9546ALEX	L	16-Pin,173mil Wide (TSSOP)
PI4MSD5V9546AZYEX	ZY	16-Pin, 4x4 (TQFN)

### Notes:

- 1. No purposely added lead. Fully EU Directive 2002/95/EC (RoHS), 2011/65/EU (RoHS 2) & 2015/863/EU (RoHS 3) compliant.
- 2. See https://www.diodes.com/quality/lead-free/ for more information about Diodes Incorporated's definitions of Halogen- and Antimony-free, "Green" and Lead-free.
- 3. Halogen- and Antimony-free "Green" products are defined as those which contain <900ppm bromine, <900ppm chlorine (<1500ppm total Br + Cl) and <1000ppm antimony compounds.
- 4. E = Pb-free and Green
- 5. X suffix = Tape/Reel





#### IMPORTANT NOTICE

- 1. DIODES INCORPORATED (Diodes) AND ITS SUBSIDIARIES MAKE NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARDS TO ANY INFORMATION CONTAINED IN THIS DOCUMENT, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION).
- 2. The Information contained herein is for informational purpose only and is provided only to illustrate the operation of Diodes' products described herein and application examples. Diodes does not assume any liability arising out of the application or use of this document or any product described herein. This document is intended for skilled and technically trained engineering customers and users who design with Diodes' products. Diodes' products may be used to facilitate safety-related applications; however, in all instances customers and users are responsible for (a) selecting the appropriate Diodes products for their applications, (b) evaluating the suitability of Diodes' products for their intended applications, (c) ensuring their applications, which incorporate Diodes' products, comply the applicable legal and regulatory requirements as well as safety and functional-safety related standards, and (d) ensuring they design with appropriate safeguards (including testing, validation, quality control techniques, redundancy, malfunction prevention, and appropriate treatment for aging degradation) to minimize the risks associated with their applications.
- 3. Diodes assumes no liability for any application-related information, support, assistance or feedback that may be provided by Diodes from time to time. Any customer or user of this document or products described herein will assume all risks and liabilities associated with such use, and will hold Diodes and all companies whose products are represented herein or on Diodes' websites, harmless against all damages and liabilities.
- 4. Products described herein may be covered by one or more United States, international or foreign patents and pending patent applications. Product names and markings noted herein may also be covered by one or more United States, international or foreign trademarks and trademark applications. Diodes does not convey any license under any of its intellectual property rights or the rights of any third parties (including third parties whose products and services may be described in this document or on Diodes' website) under this document.
- 5. Diodes' products are provided subject to Diodes' Standard Terms and Conditions of Sale (https://www.diodes.com/about/company/terms-and-conditions/terms-and-conditions/terms-and-conditions-of-sales/) or other applicable terms. This document does not alter or expand the applicable warranties provided by Diodes. Diodes does not warrant or accept any liability whatsoever in respect of any products purchased through unauthorized sales channel.
- 6. Diodes' products and technology may not be used for or incorporated into any products or systems whose manufacture, use or sale is prohibited under any applicable laws and regulations. Should customers or users use Diodes' products in contravention of any applicable laws or regulations, or for any unintended or unauthorized application, customers and users will (a) be solely responsible for any damages, losses or penalties arising in connection therewith or as a result thereof, and (b) indemnify and hold Diodes and its representatives and agents harmless against any and all claims, damages, expenses, and attorney fees arising out of, directly or indirectly, any claim relating to any noncompliance with the applicable laws and regulations, as well as any unintended or unauthorized application.
- 7. While efforts have been made to ensure the information contained in this document is accurate, complete and current, it may contain technical inaccuracies, omissions and typographical errors. Diodes does not warrant that information contained in this document is error-free and Diodes is under no obligation to update or otherwise correct this information. Notwithstanding the foregoing, Diodes reserves the right to make modifications, enhancements, improvements, corrections or other changes without further notice to this document and any product described herein. This document is written in English but may be translated into multiple languages for reference. Only the English version of this document is the final and determinative format released by Diodes.
- 8. Any unauthorized copying, modification, distribution, transmission, display or other use of this document (or any portion hereof) is prohibited. Diodes assumes no responsibility for any losses incurred by the customers or users or any third parties arising from any such unauthorized use.
- 9. This Notice may be periodically updated with the most recent version available at https://www.diodes.com/about/company/terms-and-conditions/important-notice

The Diodes logo is a registered trademark of Diodes Incorporated in the United States and other countries. All other trademarks are the property of their respective owners.

© 2024 Diodes Incorporated. All Rights Reserved.

www.diodes.com