Home
Search   in   
Advanced Search
  Products Design Resources Investor Relations Corporate Profile Contact Pericom
You are not logged in [Login] [Register]
 

Press Releases Need help with Pericom RSS feeds? Visit our RSS Help page for more information. RSS Help

   
 
Contacts Press Graphics

Investor Relations

Public Relations
Sacha Arts
Bella Vista Communications
(408) 356-3099

See all images



Pericom Semiconductor Launches LVPECL Translator Clock IC's that Help Solve Jitter Issues


San Jose, CA, 2004-09-17 - New family of 3.3V, 1:4 LVPECL Clock Buffert arget the Networking/Telecommunications, Storage, and Industrial System markets', 'SAN JOSE, Calif., September 17, 2004 – Pericom Semiconductor Corporation (NASDAQ: PSEM), a worldwide preferred supplier of high-speed integrated circuits and frequency control devices, today launched a new family of 3.3V, 1:4 LVPECL Clock Buffers with speeds up to 800 MHz. The PI6C4853x IC’s target the Networking/Telecommunications, Storage, and Industrial System markets.

Due to the variety of high-speed applications using LVPECL clock signals and other differential signals, most engineers need to design around mixed-signal architectures. High-speed LVPECL system environments are also very sensitive to jitter. PI6C48533-01 (Differential to LVPECL), PI6C48535-01 (LVCMOS to LVPECL), PI6C48535-11 (Crystal to LVPECL) are ideal solutions for solving translation requirements as well as eliminating jitter concerns.

Pericom’s PI6C4853x-xx products are 3.3V high-performance differential clock converters with 4 pairs of LVPECL outputs. Each device has different input signals to convert and Fanout to four LVPECL outputs. In addition, each device offers a selection of two inputs for systems with Fail Safe and Redundancy requirements. Some systems distribute a clock signal from board to board, so if the main system clock fails, the local (backup) clock will be switched over to continue the operation. All three devices are designed without PLL’s in order to eliminate any possibility of injecting noise or jitter during conversion. A D-latch is also implemented to prevent any runt pulse when switching asynchronous clocks.

Common Features:

  • Power Supply: 3.3V
  • I/O Configuration: 1 to 4
  • Low Skew: 30ps maximum
  • Part Skew: 150ps maximum
  • Speed: 500 to 800 MHz
  • Propagation Delay: 1.5ns maximum
  • No Jitter: Non-PLL LVPECL clock buffer
  • Operating Temperature: -40C to +85C
  • Package: 20-pin Lead-free & Green TSSOP

Availability and Pricing Samples are available today with full production in November. Free product samples, datasheets, IBIS models, technical support, and application notes can be found on the company website. Pricing is $3 in 5000 unit quantities.

 

Right-click mouse here to download high resolution graphic

 
About Pericom
Pericom Semiconductor Corporation (NASDAQ: PSEM) enables serial connectivity with the industry's most complete solutions for the computing, communications and consumer market segments. Pericom's analog, digital and mixed-signal integrated circuits, along with its SaRonix-eCera frequency control products are essential in the timing, switching, bridging and conditioning of high-speed signals required by today's ever-increasing speed and bandwidth demanding applications. Company headquarters are in San Jose, Calif., with design centers and technical sales and support offices globally.

All trademarks are property of their respective owners.
 
 

 
Executive Team
Board of Directors
Press Room
Order Literature
Jobs
Directions to Corporate Headquarters
Product Overview
Contact Sales
eMessenger News