PART OBSOLETE - DISCONTINUED

PERICOM®

PI3VDP1430

Dual Mode DisplayPort to HDMI Level shifter and Re-driver

Features

- · Re-drives HDMI 1.4a signal across long PCB trace
- Converts low-swing AC coupled differential input to HDMI[™] rev 1.4a compliant open-drain current steering Rx terminated differential output
- HDMI level shifting operation up to 2.97Gbps per lane (297MHz pixel clock) for stereo video
- Integrated 50-ohm termination resistors for AC-coupled differential inputs.
- Enable/Disable feature to turn off TMDS outputs to enter lowpower state.
- 3.3 Power supply required.
- Integrated ESD protection to 8kV contact on all high speed I/O pins (IN x and OUT x) per IEC61000-4-2 test spec, level 4
- DDC level shifters from 5V from sink side down to 3.3V on source side
- · Level shifter for HPD signal from HDMI/DVI connector
- Integrated pull-down on HPD_sink input guarantees "input low" when no display is plugged in
- Packaging (Pb-Free & Green)
 - 48 TQFN, 7mm x 7mm (ZBE)

Pin Configuration



Description

Pericom Semiconductor's PI3VDP1430 provides the ability to use a Dual-mode DP transmitter in HDMITM mode. This flexibility provides the user a choice of how to connect to their favorite display. All signal paths accept AC coupled video signals. The PI3VDP1430 converts this AC coupled signal into an HDMI rev 1.4a compliant signal with proper signal swing. This conversion is automatic and transparent to the user.

The PI3VDP1430 supports up to 2.97Gbps, which provides stereo video functionality as described in the HDMI 1.4a specification.

Block Diagram



Maximum Ratings (Above which useful life may be impaired. For user guidelines, not tested.)

| Storage Temperature65°C to +150°C |
|---|
| Supply Voltage to Ground Potential0.5V to +5V |
| DC Input Voltage0.5V to V _{DD} |
| DC Output Current120mA |
| Power Dissipation1.0W |

Note: Stresses greater than those listed under MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

Table 2: Signal Descriptions

| Pin Name | Туре | Description | | | | |
|----------|---------------------------|-------------------------------|------------------|---------------|--|--|
| | | Enable for level shifter path | | | | |
| OE# | 5.5V tolerant low-voltage | OE# | IN_D Termination | OUT_D Outputs | | |
| | single-ended input | 1 | >100KΩ | High-Z | | |
| | | 0 | 50Ω | Active | | |
| IN_D4+ | Ι | Differential input | | | | |
| IN_D4- | Ι | Differential input | | | | |
| IN_D3+ | Ι | Differential input | | | | |
| IN_D3- | Ι | Differential input | | | | |
| IN_D2+ | Ι | Differential input | | | | |
| IN_D2- | Ι | Differential input | | | | |
| IN_D1+ | Ι | Different | ial input | | | |
| IN_D1- | Ι | Different | ial input | | | |
| OUT_D4+ | 0 | TMDS Differential output | | | | |
| OUT_D4- | 0 | TMDS Differential output | | | | |
| OUT_D3+ | 0 | TMDS Differential output | | | | |
| OUT_D3- | 0 | TMDS Differential output | | | | |

(Continued)

PERICOM[®]

| Pin Name | Туре | Description | | | | |
|----------------|---|--|--|--|--|--|
| OUT_D2+ | 0 | TMDS Differential output | | | | |
| OUT_D2- | 0 | TMDS Differential output | | | | |
| OUT_D1+ | 0 | TMDS Differential output | | | | |
| OUT_D1- | 0 | TMDS Differential output | | | | |
| HPD_SINK | 5V tolerance single-ended input | Low Frequency, 0V to 5V (nominal) input signal. This signal comes from the HDMI connector. Voltage High indicates "plugged" state; voltage low indicated "unplugged". HPD_SINK is pulled down by an integrated 100K ohm put-down resistor. | | | | |
| HPD_SOURCE | 3.3V single-ended output | HPD_SOURCE: 0V to 3.3V (nominal) output signal. This is level-shifted version of the HPD_SINK signal. | | | | |
| SCL_SOURCE | Single-ended 3.3V open-drain DDC I/O | 3.3V DDC Data I/O. Pulled up by external termina- tion to 3.3V. Connected to SCL_SINK through volt- age-limiting integrated NMOS passgate. | | | | |
| SDA_SOURCE | Single-ended 3.3V open-drain DDC I/O | 3.3V DDC Data I/O. Pulled up by external termination to 3.3V. Connected to SDA_SINK through voltage- limiting integrated NMOS passgate. | | | | |
| SCL_SINK | Single-ended 5V open-drain DDC I/O | 5V DDC Clock I/O. Pulled to 5V. Connected to SCL_S limiting integrated NMOS | up by external termination SOURCE through voltage- passgate. | | | |
| SDA_SINK | Single-ended 5V open-drain DDC I/O | 5V DDC Data I/O. Pulled u to 5V. Connected to SDA_ limiting integrated NMOS | up by external termination SOURCE through voltage- passgate. | | | |
| DDC_EN | 5.0V tolerant Single-ended input | Enables bias voltage to the DDC passgate level shifte gates. (May be implemented as a bias voltage connect tion to the DDC pass gates themselves.)DDC_ENPassgate0VDisabled3.3VEnabled | | | | |
| VDD | 3.3V DC Supply | $3.3V \pm 10\%$ | | | | |
| OC_2 (REXT) | 3.3V single-ended control input | Acceptable connections to OC_1 (REXT) pin are: Re- sistor to GND; Resistor to 3.3V; NC. (Resistor should be 0-ohm). | | | | |

PERICOM[®]

| Pin Name | Туре | Description |
|------------------------------|---|---|
| OC_3 | Analog connection to external component or supply | Acceptable connections to OC_3 pin are: short to 3.3V or to GND; NC. |
| OC_0 OC_1 EQ_0 EQ_1 | Output and Input jitter elimina- tion control | Control pins are to enable Jitter elimination features. For normal operation these pins are tied GND or to VDD. Please see the truth tables for more information. |

Truth Table 1

| OC_3 ⁽¹⁾ | OC_2 ⁽¹⁾ | OC_1 ⁽¹⁾ | OC_0 ⁽¹⁾ | Vswing (mV) | Pre/De-emphasis |
|---------------------|---------------------|---------------------|---------------------|-------------|-----------------|
| 0 | 0 | 0 | 0 | 500 | 0 |
| 0 | 0 | 0 | 1 | 600 | 0 |
| 0 | 0 | 1 | 0 | 750 | 0 |
| 0 | 0 | 1 | 1 | 1000 | 0 |
| 0 | 1 | 0 | 0 | 500 | 0 |
| 0 | 1 | 0 | 1 | 500 | 1.5dB |
| 0 | 1 | 1 | 0 | 500 | 3.5dB |
| 0 | 1 | 1 | 1 | 500 | 6dB |
| 1 | 0 | 0 | 0 | 400 | 0 |
| 1 | 0 | 0 | 1 | 400 | 3.5dB |
| 1 | 0 | 1 | 0 | 400 | 6dB |
| 1 | 0 | 1 | 1 | 400 | 9dB |
| 1 | 1 | 0 | 0 | 1000 | 0 |
| 1 | 1 | 0 | 1 | 1000 | -3.5dB |
| 1 | 1 | 1 | 0 | 1000 | -6dB |
| 1 | 1 | 1 | 1 | 1000 | -9dB |

Truth Table 2

| EQ_1 ⁽¹⁾ | EQ_0 ⁽¹⁾ | Equalization @ 1.25GHz (dB) |
|---------------------|---------------------|--------------------------------|
| 0 | 0 | 3 |
| 0 | 1 | 6 |
| 1 | 0 | 9 |
| 1 | 1 | 12 |

Notes:

1) These signals have internal 100kohm pull-ups.

| Symbol | Parameter | Min | Nom | Max | Units | Comments |
|--------|--|-----|-----|-----|---------|--|
| VDD | 3.3V Power Supply | 3.0 | 3.3 | 3.6 | V | |
| ICC | Max Current | | | 100 | mA | Total current from VDD 3.3V supply when de-emphasis/ pre-emphasis is set to 0dB. |
| ICCQ | Standby Cur- rent Consump- tion | | | 2 | mA | OE# = HIGH |
| TCASE | Case tempera- ture range for operation with spec. | -40 | | 85 | Celcius | |

Electrical Characteristics Table 3: Power Supplies and Temperature Range

Table 4: OE# Description

| OE# | Device State | Comments |
|----------------------------|---|---|
| Asserted (low voltage) | Differential input buffers and output buffers enabled. Input impedance = 50Ω | Normal functioning state for IN_D to OUT_D level shifting function. |
| Unasserted (high voltage) | Low-power state. Differential input buffers and termina- tion are disabled. Differential inputs are in a high-impedance state. | Intended for lowest power condition when: No display is plugged in or The level shifted data path is disabled |
| Unasserted (ingli voltage) | OUT_D level-shifting outputs are disabled. OUT_D level-shifting outputs are in high-impedence state. Internal bias currents are turned off. | HPD_SINK input and HPD_SOURCE output are not affected by OE# SCL_ SOURCE, SCL_SINK, SDA_SOURCE and SDA_SINK signals and functions are not affected by OE# |

| Symbol | Parameter | Min | Nom | Max | Units | Comments |
|-------------------------|--|-------|-----|-------|-------|--|
| Tbit | Unit Interval | 360 | | | ps | Tbit is determined by the display mode. Nom- inal bit rate ranges from 250Mbps to 2.5Gbps per lane. Nominal Tbit at 2.5 Gbps=400ps. 360ps=400ps-10% |
| V _{RX-DIFFp-p} | Differential Input Peak to Peak Voltage | 0.175 | | 1.200 | V | VRX-DIFFp-p=2' VRX-D+ x VRX-D- Applies to IN_D and RX_IN signals |
| T _{RX-EYE} | Minimum Eye Width at IN_D input pair | 0.8 | | | Tbit | The level shifter may add a maximum of 0.02UI jitter |
| V _{CM-AC-pp} | AC Peak Common Mode Input Voltage | | | 100 | mV | VCM-AC-pp = VRX-D+ + VRX-D- /2 - VRX-CM-DC. VRX-CM-DC = DC(avg) of VRX-D+ + VRX-D- /2 VCM-AC-pp includes all frequencies above 30 kHz. |
| Z _{RX-DC} | | 40 | 50 | 60 | Ω | Required IN_D+ as well as IN_D- DC impedance $(50\Omega \pm 20\% \text{ tolerance})$. |
| V _{RX-Bias} | | 0 | | 2.0 | V | Intended to limit power-up stress on chipset's PCIE output buffers. |
| Z _{RX-HIGH-Z} | | 100 | | | kΩ | Differential inputs must be in a high impedance state when OE# is HIGH. |

Table 5: Differential Input Characteristics for IN_D and RX_IN signals

TMDS Outputs

The level shifter's TMDS outputs are required to meet HDMI 1.4a specifications.

The HDMI 1.4a Specification is assumed to be the correct reference in instances where this document conflicts with the HDMI 1.4 specification.

| Symbol | Parameter | Min | Nom | Max | Units | Comments |
|-------------------------|--|-----------|-----------|-----------|-------|---|
| V _H | Single-ended high level output voltage | VDD-10mV | VDD | VDD+10mV | V | VDD is the DC termination voltage in the HDMI or DVI Sink. VDD is nominally 3.3V |
| VL | Single-ended low level output voltage | VDD-600mV | VDD-500mV | VDD-400mV | V | The open-drain output pulls down from VDD. |
| VSWING | Single-ended output swing voltage | 450mV | 500mV | 600mV | V | Swing down from TMDS termination voltage (3.3V ± 10%) |
| I _{OFF} | Single-ended current in high-Z state | | | 50 | μA | Measured with TMDS outputs pulled up to VDD Max $_{(3.6V)}$ through 50 Ω resistors. |
| T _R | Rise time | 125ps | | 0.4Tbit | ps | Max Rise/Fall time @3.0Gbps = 148ps. 125ps = 148-15% |
| T _F | Fall time | 125ps | | 0.4Tbit | ps | Max Rise/Fall time @3.0Gbps = 148ps. 125ps = 148-15% |
| T _{skew-intra} | Intra-pair differential skew | | | 30 | ps | This differential skew bud- get is in addition to the skew presented between D+ and D- paired input pins. HDMI revision 1.46++6+6++ source allowable intra-pair skew is 0.15Tbit. |
| T _{SKEW-INTER} | Inter-pair lane- to-lane output skew | | | 100 | ps | This lane-to-lane skew budget is in addition to skew between differential input pairs |
| T _{JIT} | Jitter added to TMDS signals | | | 25 | ps | Jitter budget for TMDS signals as they pass through the level shifter. 25ps = 0.056 Tbit at 2.25 Gb/s |

Table 6: Differential Output Characteristics for TMDS_OUT signals

TMDS output oscillation elimination

The inputs do not incorporate a squelch circuit. Therefore, we reccomend the input to be externally biased to prevent output oscillation. Pericom reccomends to add a 1.5Kohm pull-up to the CLK- input.



PI3VDP1430 Document Number DS45869 Rev 1-4

| Symbol | Parameter | Min | Nom | Max | Units | Comments |
|----------------------|--|-----|-----|-----------------|-------|--|
| V _{IH-HPD} | Input High Level | 2.0 | 5.0 | 5.3 | V | Low-speed input changes state on cable plug/unplug |
| V _{IL-HPD} | HPD_sink Input Low Level | 0 | | 0.8 | V | |
| I _{IN-HPD} | HPD_sink Input Leakage Current | | | 70 | μΑ | Measured with HPD_sink at V_{IH-HPD} max and V_{IL-HPD} min |
| V _{OH-HPDB} | HPD_sink Output High-Level | 2.5 | | V _{DD} | V | $V_{DD} = 3.3V \pm 10\%$ |
| V _{OL-HPDB} | HPD_sink Output Low-Level | 0 | | 0.02 | V | |
| T _{HPD} | HPD_sink to HPD_source propagation delay | | | 200 | ns | Time from HPD_sink changing state to HPD_source changing state. In- cludes HPD_source rise/fall time |
| T _{RF-HPDB} | HPD_source rise/ fall time | 1 | | 20 | ns | Time required to transition from $V_{OH-HPDB}$ to $V_{OL-HPDB}$ or from $V_{OL-HPDB}$ to $V_{OH-HPDB}$ |

Table 8: HPD Input Characteristics

Table 9: OE# Input and DDC_EN

| Symbol | Parameter | Min | Nom | Max | Units | Comments |
|-----------------|-----------------------|-----|-----|-----|-------|--|
| V _{IH} | Input High Level | 2.0 | | VDD | V | TMDS enable input changes state on cable plug/unplug |
| V _{IL} | Input Low Level | 0 | | 0.8 | V | |
| I _{IN} | Input Leakage Current | | | 10 | μΑ | Measured with input at V_{IH-EN} max and V_{IL-EN} min |

Table 10: Termination Resistors

| Symbol | Parameter | Min | Nom | Max | Units | Comments |
|------------------|--|-----|------|------|-------|---|
| R _{HPD} | HPD_sink input pull- down resistor. | 80K | 100k | 120K | Ω | Guarantees HPD_sink is LOW when no display is plugged in. |

Recommended Power Supply Decoupling Circuit

Figure 1 is the recommended power supply decoupling circuit configuration. It is recommended to put 0.1μ F decoupling capacitors on each V_{DD} pins of our part, there are four 0.1μ F decoupling capacitors are put in Figure 1 with an assumption of only four V_{DD} pins on our part, if there is more or less V_{DD} pins on our Pericom parts, the number of 0.1μ F decoupling capacitors should be adjusted according to the actual number of V_{DD} pins. On top of 0.1μ F decoupling capacitors on each V_{DD} pins, it is recommended to put a 10μ F decoupling capacitor near our part's V_{DD}, it is for stabilizing the power supply for our part. Ferrite bead is also recommended for isolating the power supply for our part and other power supplies in other parts of the circuit. But, it is optional and depends on the power supply conditions of other circuits.



Figure 1 Recommended Power Supply Decoupling Circuit Diagram

Requirements on the Decoupling Capacitors

There is no special requirement on the material of the capacitors. Ceramic capacitors are generally being used with typically materials of X5R or X7R.

Layout and Decoupling CapacitorPlacement Consideration

- i. Each $0.1\mu F$ decoupling capacitor should be placed as close as possible to each V_{DD} pin.
- ii. V_{DD} and GND planes should be used to provide a low impedance path for power and ground.
- iii. Via holes should be placed to connect to V_{DD} and GND planes directly.
- iv. Trace should be as wide as possible
- v. Trace should be as short as possible.
- vi. The placement of decoupling capacitor and the way of routing trace should consider the power flowing criteria.
- vii. 10µF capacitor should also be placed closed to our part and should be placed in the middle location of 0.1µF capacitors.
- viii. Avoid the large current circuit placed close to our part; especially when it is shared the same V_{DD} and GND planes. Since large current flowing on our V_{DD} or GND planes will generate a potential variation on the V_{DD} or GND of our part.



Figure 2 Layout and Decoupling Capacitor Placement Diagram



9-10-91

Note:

_

· For latest package info, please check: http://www.pericom.com/products/packaging/mechanicals.php

Ordering Information

| Ordering Code | Package Code | Package Description |
|---------------|--------------|------------------------------|
| PI3VDP1430ZBE | ZBE | 48-pin Pb-free & Green, TQFN |

Notes:

- Thermal characteristics can be found on the company web site at www.pericom.com/packaging/
- E = Pb-free and Green
- Adding an X Suffix = Tape/Reel

PERICOM[®]

IMPORTANT NOTICE

1. DIODES INCORPORATED (Diodes) AND ITS SUBSIDIARIES MAKE NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH RE-GARDS TO ANY INFORMATION CONTAINED IN THIS DOCUMENT, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANT-ABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION).

2. The Information contained herein is for informational purpose only and is provided only to illustrate the operation of Diodes' products described herein and application examples. Diodes does not assume any liability arising out of the application or use of this document or any product described herein. This document is intended for skilled and technically trained engineering customers and users who design with Diodes' products. Diodes' products may be used to facilitate safety-related applications; however, in all instances customers and users are responsible for (a) selecting the appropriate Diodes products for their applications, (b) evaluating the suitability of Diodes' products for their intended applications, (c) ensuring their applications, which incorporate Diodes' products, comply the applicable legal and regulatory requirements as well as safety and functional-safety related standards, and (d) ensuring they design with appropriate safeguards (including testing, validation, quality control techniques, redundancy, malfunction prevention, and appropriate treatment for aging degradation) to minimize the risks associated with their applications.

3. Diodes assumes no liability for any application-related information, support, assistance or feedback that may be provided by Diodes from time to time. Any customer or user of this document or products described herein will assume all risks and liabilities associated with such use, and will hold Diodes and all companies whose products are represented herein or on Diodes' websites, harmless against all damages and liabilities.

4. Products described herein may be covered by one or more United States, international or foreign patents and pending patent applications. Product names and markings noted herein may also be covered by one or more United States, international or foreign trademarks and trademark applications. Diodes does not convey any license under any of its intellectual property rights or the rights of any third parties (including third parties whose products and services may be described in this document or on Diodes' website) under this document.

5. Diodes' products are provided subject to Diodes' Standard Terms and Conditions of Sale (https://www.diodes.com/about/company/terms-andconditions/terms-and-conditions-of-sales/) or other applicable terms. This document does not alter or expand the applicable warranties provided by Diodes. Diodes does not warrant or accept any liability whatsoever in respect of any products purchased through unauthorized sales channel.

6. Diodes' products and technology may not be used for or incorporated into any products or systems whose manufacture, use or sale is prohibited under any applicable laws and regulations. Should customers or users use Diodes' products in contravention of any applicable laws or regulations, or for any unintended or unauthorized application, customers and users will (a) be solely responsible for any damages, losses or penalties arising in connection therewith or as a result thereof, and (b) indemnify and hold Diodes and its representatives and agents harmless against any and all claims, damages, expenses, and attorney fees arising out of, directly or indirectly, any claim relating to any noncompliance with the applicable laws and regulations, as well as any unintended or unauthorized application.

7. While efforts have been made to ensure the information contained in this document is accurate, complete and current, it may contain technical inaccuracies, omissions and typographical errors. Diodes does not warrant that information contained in this document is error-free and Diodes is under no obligation to update or otherwise correct this information. Notwithstanding the foregoing, Diodes reserves the right to make modifications, enhancements, improvements, corrections or other changes without further notice to this document and any product described herein. This document is written in English but may be translated into multiple languages for reference. Only the English version of this document is the final and determinative format released by Diodes.

8. Any unauthorized copying, modification, distribution, transmission, display or other use of this document (or any portion hereof) is prohibited. Diodes assumes no responsibility for any losses incurred by the customers or users or any third parties arising from any such unauthorized use.

9. This Notice may be periodically updated with the most recent version available at https://www.diodes.com/about/company/terms-and-conditions/importantnotice

The Diodes logo is a registered trademark of Diodes Incorporated in the United States and other countries. All other trademarks are the property of their respective owners. © 2023 Diodes Incorporated. All Rights Reserved.

www.diodes.com