
AN1141

PI3USB30532 and PI3USB31532 Application Note for Type-C Applications

Paul Li, PTC, Diodes Incorporated

Table of Contents

- 1.0 Introduction
- 2.0 Why passive MUX (PI3USB3X532) is better than active MUX in notebook design?
- 3.0 PI3USB3X532 in source-host: notebook, tablet, AIO and desktop PC
- 4.0 What are the recommended maximum traces for PI3USB3X532 in Intel® notebook design?
- 5.0 PI3USB3X532 in sink-device: Monitor and HDTV
- 6.0 PI3USB3X532 in sink-device: Docking station
- 7.0 The I2C control of PI3USB3X532
- 8.0 Power and power de-coupling
- 9.0 Layout guideline
- 10.0 Appendix: application reference schematics

1.0 Introduction

The PI3USB30532 and PI3USB31532 Type-C cross switch family is developed using cutting-edge technology to achieve high performance of DP 1.2, DP 1.3, USB 3.0, USB 3.1 signals in type-C applications. PI3USB3X532 is fully compliant to Type-C specifications. PI3USB3X532 was first to the market and successfully designed in many varying applications, such as notebooks, tablets, AIO, PCs, monitors, HDTVs, docking stations, etc. The PI3USB3X532 was also designed in Intel® reference schematic and designed in Intel customer reference demonstration tablet.

2.0 Why passive MUX (PI3USB3X532) is better than active MUX in notebook design?

The market needs for notebooks are:

- 6-8 hours in battery running time
- ability to boot-up 6-8 days after power-off

Intel mobile CPU/chipset can now achieve 6W power consumption, thus:

- The ~0.4W to ~0.6W power consumption from an active MUX is too high and not acceptable
- Especially when compared to the <0.003W power consumption from PI3USB3X532, which is a 99% power saving compared to an active MUX

3.0 PI3USB3X532 in Source-Host: Notebook, Tablet, AIO and Desktop PC




Figure 1. PI3USB30532, PI3USB31532 in Notebook, Tablet, All-in-One and Desktop PC

4.0 What are the recommended maximum traces for PI3USB3X532 in Intel notebook design?

4.1 DP 1.2, DP 1.3

In Intel Kaby Lake design guideline, Intel recommends a maximum 8" DP 1.2 trace without passive MUX and 4.1" with passive MUX as to pass a DP 1.2 compliance test.

Intel deducted 3.9" trace from the 8" DP 1.2 trace for the passive MUX, which is conservative for a high performance passive MUX such as PI3USB3X532, as explained in figure 2, figure 3a, figure 3b and in table 1 below.

Based on the PI3USB30532 DP 1.2 eye compliance test results in figure 3a and figure 3b, as well the trace data in figure 2 and table 1, it's recommended as below.

Maximum 6.2" trace for DP 1.2 (5.4Gbps) path, as:

- Intel DP 1.2 source → PI3USB3X532 → Type-C connector

Maximum 4.0" trace for DP 1.3 (8Gbps) path, as:

- Intel DP 1.3 source → PI3USB31532 → Type-C connector

(Assuming the layout and schematics are as recommended as using 90Ω traces without chokes, etc., and in reasonable system conditions)

4.2 USB3.0, USB3.1

Based on the PI3USB30532 USB 3.0 eye compliance test results in figure 4a and figure 4b, as well the trace data in figure 2 and table 1, we recommend the following guidelines:

Maximum 8.5" trace for USB3.0 (5Gbps) path, as:

- USB3.0 host → PI3USB3X532 → Type-C connector

Maximum 4.5" trace for USB3.1 (10Gbps) path, as:

- USB3.1 host → PI3USB31532 → Type-C connector

(Assuming the layout and schematics are as recommended below and in reasonable system conditions)

Table 1 - The insertion loss of PI3USB3X532 versus Intel trace board

| | Insertion loss of 3" trace on Intel trace board | Per inch | PI3USB30532 | | | PI3USB31532 | | |
|-----------------------------------|---|----------|-----------------------|---|---|-----------------------|---|---|
| | | | 30532: Insertion loss | 30532: equivalent trace length (loss of 30532/1" trace) | 30532: good-max DP 1.2 trace in Intel 8" trace topology | 31532: Insertion loss | 31532: equivalent trace length (loss of 31532/1" trace) | 31532: good-max DP 1.2 trace in Intel 8" trace topology |
| Insertion loss at 5Gbps (USB3.0) | -2.1db | -0.70db | -1.2db | 1.71" (1.2db/0.70 db) | N/A | -1.06db | 1.51" (1.06db/0.70db) | N/A |
| Insertion loss at 5.4Gbps (DP1.2) | -2.3db | -0.77db | -1.3db | 1.69" (1.3db/0.77 db) | 6.31" (8"-1.69") | -1.23db | 1.60" (1.23db/0.77db) | 6.40" (8"-1.60") |
| Insertion loss at 8Gbps (DP1.3) | -3.2db | -1.07db | N/A | N/A | N/A | -1.63db | 1.52" (1.63db/1.07db) | N/A |
| Insertion loss at 10Gbps (USB3.1) | -3.96db | -1.32db | N/A | N/A | N/A | -1.68db | 1.27" (1.68db/1.32db) | N/A |

Table 1 the insertion loss of the 3" FR4 differential trace was measured using Intel trace board and Agilent N5230A 20GHz Network Analyzer, as setup in Figure 2.

Note:

- The data above is not linear, because the performances vary with different switch-routings and signal-types between PI3USB30532 and PI3USB31532, while PI3USB31532 has better performance than PI3USB30532 mostly at higher speed
- N/A is for not applicable

4.3 The insertion loss of 3" differential trace on Intel trace board




Figure 2. The insertion loss of 3" FR4 differential trace on Intel trace board is measured using Agilent N5230A 20GHz Network Analyzer (chart by James Liu)

4.4 The PI3USB30532 Intel Haswell MB DP 1.2 eye compliance test result




Figure 3a. The eye of DP 1.2 (5.4Gbps) compliance test using PI3USB30532 setup (figure 3b) with Asus® H97i-plus MB (Intel Haswell) and 7” trace passed the DP 1.2 HBR2 compliance test 3.1 using Tektronix scope at 400mV, 3.5db pre-emphasis. The upper waveform is at T3 with emulation cable in scope. The lower waveform is at T2 without emulation cable (waveform by Jerry Chou).

4.5 Test Setup




Figure 3b. The test setup of PI3USB30532 with 7" trace (2.8"+3.9"+0.3") using Intel Haswell DP 1.2 source passed DP 1.2 (5.4Gbps) eye compliance test 3.1 as in figure 3a




Figure 4a. The Tx and Rx eyes passed the USB 3.0 (5Gbps) compliance test at the USB 3.0 connector of notebook (Intel Haswell) without PIUSB30532 EV board. To be compared to figure 4b with PIUSB30532 EVB (waveform by Jerry Chou)




Figure 4b. The Tx and Rx eyes passed USB 3.0 (5Gbps) compliance test with 10.2" trace (5.5"+3.3"+1.4") using notebook (Intel Haswell) and PI3USB30532 EV board. To be compared to figure 4a without PI3USB30532 EV board (waveform by Jerry Chou).

5.0 PI3USB3X532 in Sink-device: Monitor and HDTV





Figure 5. PI3USB30532, PI3USB31532 in monitor and HDTV

- No active DP re-driver and USB3.0 re-driver needed in type-C MUX (PI3USB30532) or between the switches in cascading (PI3USB30532, PI3WVR12412, PI3PCIE3242).
 - Because there are sufficient total source and sink equalization, as:
 - Up to 9db output pre-emphasis (equalization) in DP source and USB3.0 Tx
 - Up to 9db input equalization in DP scalar and USB3.0 Rx receiver.
 - The total 18db equalization in source and sink is sufficient to compensate the estimated total insertion loss from the topology in figure 5:
 - Max 7.7db from total 10" traces
 - Max 4db from 2m type-Cable
 - Max 1.5db from PI3USEB30532
 - Max 1.5db from PI3WVR12412 or PI3PCIE3242

6.0 PI3USB3X532 in Sink-device: Docking Station



7.0 The I2C Control of PI3USB3X532

PI3USB3X532 has total three I2C registers: Conf [2:0], which is mapped between the I2C control signals and the configuration tables (source, sink) as in figure-7.

When using I2C interface to control PI3USB3X532, the I2C controller (in PD or MCU) will need sending total three bytes to PI3USB30532 in sequence as:

Start →

→#1 byte for address as "10101000" (assuming A1_A0 set to 00, while last 0 for write)"

→#2 byte for chip-ID as fixed "00000000"

→#3 byte for Conf [2:0] control as "0000111" (assuming Conf [2:0]=111 as for USB3+DPx2 swapped)

→Stop (must have stop, otherwise uncertainty may occur)

Configuration Table for Source Application (page 3)

| Switch | Open | Open | 4 lane of DP1.2 | 4 lane of DP1.2 Swap | USB3 | USB3 Swap | USB3 +2 lane of DP1.2 | USB3 +2 lane of DP1.2 Swap |
|-----------|------|------|-----------------|----------------------|------|-----------|-----------------------|----------------------------|
| Conf[2:0] | 000 | 001 | 010 | 011 | 100 | 101 | 110 | 111 |

Configuration Table for Sink Application (page 4)

| Switch | Open | Open | 4 lane of DP1.2 | 4 lane of DP1.2 Swap | USB3 | USB3 Swap | USB3 +2 lane of DP1.2 | USB3 +2 lane of DP1.2 Swap |
|-----------|------|------|-----------------|----------------------|------|-----------|-----------------------|----------------------------|
| Conf[2:0] | 000 | 001 | 010 | 011 | 100 | 101 | 110 | 111 |

I2C Control register: (page 8)

| | Register Bits | | | | | | | | |
|---|---------------|------|------|------|------|---------|---------|---------|-------|
| | Bit7 | Bit6 | Bit5 | Bit4 | Bit3 | Bit2 | Bit1 | Bit0 | |
| Slave address (First byte is slave address) | 1 | 0 | 1 | 0 | 1 | A1 | A0 | 0/1 | (W/R) |
| Vendor ID (Second byte is vendor ID, read only) | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Selection control (Third byte is for selection control, read/write) | 0 | 0 | 0 | 0 | 0 | conf[2] | conf[1] | conf[0] | |




Figure 7. The I2C-control of the configuration table for source-sink (source-sink tables are the same)

I2C-controls PI3USB30532 in real application

For both source and sink applications, when a type-C plug is plugging into the source or sink type-C connectors with PI3USB30532 and PD, the I2C controller (in PD or MCU) shall I2C-control PI3USB30532 as:

- DPx4 only, non-swap:
Start → 10101000 (last 0 for write) → 00000000 → 00000010 → stop
- DPx4 only, swapped:
Start → 10101000 → 00000000 → 00000011 → stop
- USB3.0 only, non-swap:
Start → 10101000 → 00000000 → 00000100 → stop
- USB3.0 only, swapped:
Start → 10101000 → 00000000 → 00000101 → stop
- USB3+DPx2, non-swap:
Start → 10101000 → 00000000 → 00000110 → stop
- USB3+DPx2, swapped:
Start → 10101000 → 00000000 → 00000111 → stop

8.0 Power and Power De-coupling

Use 0.1 μ f in size of 0402 for all the V_{DD} (any power pins) pins of the IC device, as close to the V_{DD} pins as possible, within 2-3mm if feasible.

Use dedicated V_{DD} and GND planes for to minimize the jitters coupled between channel trough power sources.

9.0 Layout Guideline

9.1 Recommend 90 Ω differential impedance trace for differential DP and USB 3.0 signals




Figure 8. The trace width and clearance

- ❑ Use 6-7-6 mils for trace-space-trace for the micro-strip lines (the traces on top and bottom layers) for 90 Ω differential impedance.
- ❑ Use 6-5-6 mils for trace-space-trace for the strip-lines (the traces inside layers) for 90 Ω differential impedance.
- ❑ Use FR4.
- ❑ Using standard 4 to 8 layers stack-up with 0.062 inch thick PCB.
- ❑ For micro-strip lines, using 1/2 OZ Cu plated is ok.
- ❑ For strip-lines in 6 plus players, using 1 OZ Cu is better.
- ❑ The trace length miss-matching shall be less than 5 mils for the “+” and “-” traces in the same pairs
- ❑ More pair-to-pair spacing for minimal crosstalk
- ❑ Target differential Z_0 of 90 Ω \pm 15%

9.2 The PCB Layers Stackup

- No new PCB technology required. Use FR4 is fine.
- Using standard 4 to 8 layers stack-up with 0.062 inch thick PCB.
- For micro strip lines, using ½ OZ Cu plated is ok.
- For strip line in 6 plus players, using 1 OZ Cu is better.




Figure 9. The Stackup

Stackup

| Plane | Material | Thickness (mil) |
|-------------|------------|-----------------|
| Solder mask | Mask paint | 1.2 |
| Signal | Copper | 1.9 |
| Prepreg | 2116 | 4.4 |
| Vcc | Copper | 1.4 |
| Core | | 47 |
| Vss | Copper | 1.4 |
| Prepreg | 2116 | 4.4 |
| Signal | Copper | 1.9 |
| Solder mask | Mask paint | 1.2 |
| Total | | 62.4 |

9.3 The Layout Guidance for the Trace Routings






Figure 10. The layout guidance for the trace routings

- Don't use EMI chokes, because PI3USB30532 and PI3USB31532 are passive switches not having EMI issues.
- The differential traces shall be away from the strong EMI source and devices, such as TTL, switching-power traces and devices, with at least 30mil to 50mil space.
- No other components shall piggy ride on the differential traces.


10.0 Appendix: Application Reference Schematics




PI3USB30532 DFP-source reference schematic for type-C PD/DP/ALT application



PI3USB30532 UFP-sink reference schematic for type-C PD/DP/ALT application



PI3USB31532 DFP-source reference schematic for type-C PD/DP/ALT application



PI3USB31532 UFP-sink reference schematic for type-C PD/DP/ALT application

IMPORTANT NOTICE

DIODES INCORPORATED MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARDS TO THIS DOCUMENT, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION).

Diodes Incorporated and its subsidiaries reserve the right to make modifications, enhancements, improvements, corrections or other changes without further notice to this document and any product described herein. Diodes Incorporated does not assume any liability arising out of the application or use of this document or any product described herein; neither does Diodes Incorporated convey any license under its patent or trademark rights, nor the rights of others. Any Customer or user of this document or products described herein in such applications shall assume all risks of such use and will agree to hold Diodes Incorporated and all the companies whose products are represented on Diodes Incorporated website, harmless against all damages.

Diodes Incorporated does not warrant or accept any liability whatsoever in respect of any products purchased through unauthorized sales channel.

Should Customers purchase or use Diodes Incorporated products for any unintended or unauthorized application, Customers shall indemnify and hold Diodes Incorporated and its representatives harmless against all claims, damages, expenses, and attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized application.

Products described herein may be covered by one or more United States, international or foreign patents pending. Product names and markings noted herein may also be covered by one or more United States, international or foreign trademarks.

This document is written in English but may be translated into multiple languages for reference. Only the English version of this document is the final and determinative format released by Diodes Incorporated.

LIFE SUPPORT

Diodes Incorporated products are specifically not authorized for use as critical components in life support devices or systems without the express written approval of the Chief Executive Officer of Diodes Incorporated. As used herein:

A. Life support devices or systems are devices or systems which:

1. are intended to implant into the body, or
2. support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in significant injury to the user.

B. A critical component is any component in a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or to affect its safety or effectiveness.

Customers represent that they have all necessary expertise in the safety and regulatory ramifications of their life support devices or systems, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of Diodes Incorporated products in such safety-critical, life support devices or systems, notwithstanding any devices- or systems-related information or support that may be provided by Diodes Incorporated. Further, Customers must fully indemnify Diodes Incorporated and its representatives against any damages arising out of the use of Diodes Incorporated products in such safety-critical, life support devices or systems.

Copyright © 2018, Diodes Incorporated

www.diodes.com